summaryrefslogtreecommitdiff
path: root/hardware/ram-ice.sch
diff options
context:
space:
mode:
Diffstat (limited to 'hardware/ram-ice.sch')
-rw-r--r--hardware/ram-ice.sch18
1 files changed, 13 insertions, 5 deletions
diff --git a/hardware/ram-ice.sch b/hardware/ram-ice.sch
index 531b93f..9e50c9a 100644
--- a/hardware/ram-ice.sch
+++ b/hardware/ram-ice.sch
@@ -4744,11 +4744,11 @@ W = angled<p>
<part name="X2" library="con-molex" deviceset="C-GRID-14" device="-70543"/>
<part name="P+2" library="supply1" deviceset="VCC" device=""/>
<part name="GND1" library="supply1" deviceset="GND" device=""/>
-<part name="C1" library="resistor" deviceset="C-EU" device="C1206"/>
-<part name="C2" library="resistor" deviceset="C-EU" device="C1206"/>
-<part name="C3" library="resistor" deviceset="C-EU" device="C1206"/>
-<part name="C4" library="resistor" deviceset="C-EU" device="C1206"/>
-<part name="C5" library="resistor" deviceset="C-EU" device="C1206"/>
+<part name="C1" library="resistor" deviceset="C-EU" device="C1206" value="10uF"/>
+<part name="C2" library="resistor" deviceset="C-EU" device="C1206" value="10uF"/>
+<part name="C3" library="resistor" deviceset="C-EU" device="C1206" value="10uF"/>
+<part name="C4" library="resistor" deviceset="C-EU" device="C1206" value="10uF"/>
+<part name="C5" library="resistor" deviceset="C-EU" device="C1206" value="10uF"/>
<part name="GND2" library="supply1" deviceset="GND" device=""/>
<part name="P+3" library="supply1" deviceset="VCC" device=""/>
<part name="SV1" library="con-lstb" deviceset="MA10-1" device=""/>
@@ -4756,6 +4756,7 @@ W = angled&lt;p&gt;
<part name="GND3" library="supply1" deviceset="GND" device=""/>
<part name="GND4" library="supply1" deviceset="GND" device=""/>
<part name="GND5" library="supply1" deviceset="GND" device=""/>
+<part name="P+5" library="supply1" deviceset="VCC" device=""/>
</parts>
<sheets>
<sheet>
@@ -4810,6 +4811,7 @@ W = angled&lt;p&gt;
<instance part="GND3" gate="1" x="15.24" y="17.78"/>
<instance part="GND4" gate="1" x="162.56" y="66.04"/>
<instance part="GND5" gate="1" x="205.74" y="17.78"/>
+<instance part="P+5" gate="VCC" x="167.64" y="106.68"/>
</instances>
<busses>
<bus name="D[0..7],A[0..14],!RAM_OE,!RAM_WE,!RAM_CS">
@@ -5335,6 +5337,12 @@ W = angled&lt;p&gt;
<pinref part="SV1" gate="1" pin="10"/>
<wire x1="12.7" y1="45.72" x2="15.24" y2="45.72" width="0.1524" layer="91"/>
</segment>
+<segment>
+<pinref part="IC1" gate="A" pin="SER"/>
+<wire x1="167.64" y1="99.06" x2="175.26" y2="99.06" width="0.1524" layer="91"/>
+<pinref part="P+5" gate="VCC" pin="VCC"/>
+<wire x1="167.64" y1="104.14" x2="167.64" y2="99.06" width="0.1524" layer="91"/>
+</segment>
</net>
<net name="!RAM_WE" class="0">
<segment>