From 7f03950a5dbf85afd5f9ba0dd8368d2281c21212 Mon Sep 17 00:00:00 2001
From: Trygve Laugstøl <trygvis@inamo.no>
Date: Fri, 1 Mar 2013 16:33:58 +0100
Subject: wip

---
 hardware/ram-ice.brd | 19 ++-----------------
 1 file changed, 2 insertions(+), 17 deletions(-)

(limited to 'hardware/ram-ice.brd')

diff --git a/hardware/ram-ice.brd b/hardware/ram-ice.brd
index 9bd67c7..6716521 100644
--- a/hardware/ram-ice.brd
+++ b/hardware/ram-ice.brd
@@ -2034,7 +2034,7 @@ design rules under a new name.
 <wire x1="57.15" y1="5.715" x2="57.785" y2="5.08" width="0.4064" layer="16"/>
 <wire x1="57.785" y1="5.08" x2="62.23" y2="5.08" width="0.4064" layer="16"/>
 </signal>
-<signal name="N$1">
+<signal name="AL_OUT">
 <contactref element="IC3" pad="9"/>
 <contactref element="IC4" pad="14"/>
 <wire x1="13.4366" y1="12.065" x2="10.795" y2="12.065" width="0.4064" layer="1"/>
@@ -2246,7 +2246,7 @@ design rules under a new name.
 <wire x1="36.83" y1="27.94" x2="38.735" y2="27.94" width="0.4064" layer="1"/>
 <wire x1="38.735" y1="27.94" x2="41.91" y2="24.765" width="0.4064" layer="1"/>
 </signal>
-<signal name="N$2">
+<signal name="AH_OUT">
 <contactref element="IC4" pad="9"/>
 <contactref element="IC2" pad="14"/>
 <wire x1="13.4366" y1="35.56" x2="11.43" y2="35.56" width="0.4064" layer="1"/>
@@ -2255,21 +2255,6 @@ design rules under a new name.
 <wire x1="10.795" y1="34.925" x2="10.795" y2="19.05" width="0.4064" layer="1"/>
 <wire x1="10.795" y1="19.05" x2="11.43" y2="18.415" width="0.4064" layer="1"/>
 </signal>
-<signal name="N$3">
-<contactref element="IC2" pad="9"/>
-<contactref element="IC1" pad="10"/>
-<wire x1="52.6034" y1="40.64" x2="56.515" y2="40.64" width="0.4064" layer="1"/>
-<via x="56.515" y="40.64" extent="1-16" drill="0.6" shape="square"/>
-<via x="11.43" y="44.45" extent="1-16" drill="0.6" shape="square"/>
-<wire x1="52.705" y1="44.45" x2="11.43" y2="44.45" width="0.4064" layer="16"/>
-<wire x1="13.4366" y1="41.91" x2="12.065" y2="41.91" width="0.4064" layer="1"/>
-<wire x1="12.065" y1="41.91" x2="11.43" y2="42.545" width="0.4064" layer="1"/>
-<wire x1="11.43" y1="42.545" x2="11.43" y2="44.45" width="0.4064" layer="1"/>
-<wire x1="52.705" y1="44.45" x2="53.975" y2="43.18" width="0.4064" layer="16"/>
-<wire x1="53.975" y1="43.18" x2="53.975" y2="41.275" width="0.4064" layer="16"/>
-<wire x1="53.975" y1="41.275" x2="54.61" y2="40.64" width="0.4064" layer="16"/>
-<wire x1="54.61" y1="40.64" x2="56.515" y2="40.64" width="0.4064" layer="16"/>
-</signal>
 <signal name="!RAM_WE">
 <contactref element="IC5" pad="27"/>
 <contactref element="X2" pad="13"/>
-- 
cgit v1.2.3