summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorØyvind Harboe <oyvind.harboe@zylin.com>2010-08-12 15:01:23 +0200
committerØyvind Harboe <oyvind.harboe@zylin.com>2010-08-12 15:01:23 +0200
commita72faf6405234d2b46e293edfffc7a00d21c7fc8 (patch)
tree960f328852e365603aa23d922dccebf8b035fad7
parent07e0bd46859439426084e2612d3fe1c3281564a9 (diff)
downloadopenocd+libswd-a72faf6405234d2b46e293edfffc7a00d21c7fc8.tar.gz
openocd+libswd-a72faf6405234d2b46e293edfffc7a00d21c7fc8.tar.bz2
openocd+libswd-a72faf6405234d2b46e293edfffc7a00d21c7fc8.tar.xz
openocd+libswd-a72faf6405234d2b46e293edfffc7a00d21c7fc8.zip
at91cap7a-stk-sdram.cfg: faster reset
crank up JTAG speed as soon as clocks are set up. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
-rw-r--r--tcl/board/at91cap7a-stk-sdram.cfg10
1 files changed, 5 insertions, 5 deletions
diff --git a/tcl/board/at91cap7a-stk-sdram.cfg b/tcl/board/at91cap7a-stk-sdram.cfg
index cca12119..72d9e018 100644
--- a/tcl/board/at91cap7a-stk-sdram.cfg
+++ b/tcl/board/at91cap7a-stk-sdram.cfg
@@ -28,7 +28,7 @@ target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAM
$_TARGETNAME configure -event reset-start {
# start off real slow when we're running off internal RC oscillator
- jtag_khz 10
+ jtag_khz 32
}
proc peek32 {address} {
@@ -76,6 +76,10 @@ $_TARGETNAME configure -event reset-init {
wait_state {expr {([peek32 0xFFFFFC68] & 0x8) == 0}}
echo "Master clock ok."
+
+ # Now that we're up and running, crank up speed!
+ global post_reset_khz ; jtag_khz $post_reset_khz
+
echo "Configuring the SDRAM controller..."
# Configure EBI Chip select for SDRAM
@@ -149,10 +153,6 @@ $_TARGETNAME configure -event reset-init {
mww 0xffffef00 0x3
echo "SDRAM configuration ok."
-
- # Now that we're up and running, crank up speed!
- global post_reset_khz
- jtag_khz $post_reset_khz
}
$_TARGETNAME configure -work-area-phys 0x00200000 -work-area-size 0x4000 -work-area-backup 0