| Commit message (Collapse) | Author | Age | Files | Lines |
|---|
| ... | |
| | |
|
| | |
|
| |
|
|
|
|
| |
drivers to core.c
Signed-off-by: Jonas Hörberg <jhorberg@sauer-danfoss.com>
|
| | |
|
| | |
|
| |
|
|
|
|
| |
Conflicts:
src/target/cortex_a.c
|
| | |
|
| |
|
|
|
|
|
|
| |
there was a check in clearing the status register that
called exit() if the target was running. target_write_memory()
has such a check and will report the error correctly.
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| | |
|
| | |
|
| | |
|
| | |
|
| |
|
|
| |
be masked before comparison.
|
| |
|
|
| |
work in the SLC driver.
|
| | |
|
| |
|
|
|
|
|
|
|
| |
only set jtag global pointer if jtag->init() succeeds. Less code,
more clear what the rules are.
Fix nit that error value from init() was not propagated unmodified.
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| |
|
|
|
|
|
|
|
|
|
| |
- works on Cortex-M3 with ThreadX and FreeRTOS
Compared to original patch a few nits were fixed:
- remove stricmp usage
- unsigned compare fix
- printf formatting fixes
- fixed a bug with overrunning a memory buffer allocated with malloc.
|
| |
|
|
|
|
|
|
|
| |
Update devices as per the latest programming manual.
We now use the full DEVID to identify the target. Previously we used
a 8bit id but that has now been changed in the manual.
Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
|
| |
|
|
|
|
|
|
|
| |
Freescale iMX53 doesn't seem to like unaligned accesses to his memory
mapped registers.
Anyway this patch makes dump_image/load_image 4X faster for every
access through APB.
Signed-off-by: Luca Ellero <lroluk@gmail.com>
|
| |
|
|
| |
Signed-off-by: Luca Ellero <lroluk@gmail.com>
|
| |
|
|
|
|
| |
Conflicts:
src/target/cortex_a.c
|
| | |
|
| | |
|
| |
|
|
|
|
| |
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
Cc: Nicolas Ferre <nicolas.ferre@atmel.com>
Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
|
| |
|
|
|
| |
Uses a global buffer.
Add self to acknowledgements.
|
| | |
|
| | |
|
| | |
|
| |
|
|
| |
that PrAcc is "1" before FASTDATA access.
|
| |
|
|
| |
to use mips_m4k_write_memory() and mips_m4k_read_memory() to correctly set-up SDRAM, as well as bulk data write, which already handled endianess well. Also added correct endianess manipulation in case of fallback from erroneus bulk write to simple write (to avoid byte swapping two times).
|
| |
|
|
| |
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| | |
|
| |\ |
|
| | |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
the patchup code would get false positives when checking
whether a dbgbase had to be corrected.
The solution is to have autodetect default, with manual override
in scripts.
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| | |
| |
| |
| |
| |
| |
| | |
Do not require unecessary roundtrips for clocking out
data.
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| | |
| |
| |
| | |
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| | |
| |
| |
| |
| |
| |
| |
| | |
Could this cause confusion as data sent to write would be flipped
and then if the caller subsequently used the data, e.g. a
compare mismatch might happen?
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| | |
| |
| |
| |
| |
| | |
Importantly adapter cleanup will now happen upon startup failure.
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| | |
| |
| |
| | |
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| | |
| |
| |
| | |
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| | |
| |
| |
| |
| |
| | |
this fn does not fail, it queues data.
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| |/
|
|
|
|
|
|
| |
accidentally invoked return jtag_execute_queue() in the
middle of a fn. Hmm.... I would have expected gcc or
at least lint to catch this.
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| |
|
|
| |
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| |
|
|
|
|
|
| |
it would *read* instead of *write* to memory
when the MMU was disabled.
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| |
|
|
| |
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| |
|
|
|
|
|
|
|
| |
Really a Cortex-A specific option, but there is no
system in place to support target specific options
currently and there has been no need for such a system
until now.
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
|
| |
|
|
|
|
| |
production processor versions increment, thus the version
bits should be ignored for future proofing. e.g.
Engineering sample version == 0x00, production version 0x01
|
| |
|
|
|
|
|
|
|
| |
Hi,
This is a more descriptive message about LPC32XX error, when the nand
chip needs 5 address cycles.
Thanks.
|
| |
|
|
|
|
|
|
| |
Hi,
This will add support for a new nand chip device.
Thanks.
|
| |
|
|
|
|
|
|
|
| |
The patch below fixes step <address> on mips_m4k.
Spencer Oliver <spen@spen-soft.co.uk>:
The current code is used on all other arch's - is
there a underlying issue with those aswell ?
|
