summaryrefslogtreecommitdiff
path: root/tcl
Commit message (Collapse)AuthorAgeFilesLines
* pandaboard: use new -dbgbase option to workaround broken ROM tableØyvind Harboe2011-04-021-1/+14
| | | | Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
* omap4430: cortex a9 and a8 are now merged againØyvind Harboe2011-03-221-1/+1
| | | | Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
* omap4430: add Blaze configAaron Carroll2011-03-131-0/+6
| | | | Signed-off-by: Aaron Carroll <aaronc@ok-labs.com>
* omap4430: force hardware breakpoints for GDBAaron Carroll2011-03-131-0/+3
| | | | | | | Soft breakpoints are currently broken if the MMU is enabled due to incorrect cache flushing. Until this is fixed, force the use of hardware breakpoints. Signed-off-by: Aaron Carroll <aaronc@ok-labs.com>
* at91: add at91sam9g45 supportJean-Christophe PLAGNIOL-VILLARD2011-03-031-0/+16
| | | | | | Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
* at91: add at91sam9g10 supportJean-Christophe PLAGNIOL-VILLARD2011-03-031-0/+16
| | | | | | Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
* at91sam9260: update sram informationJean-Christophe PLAGNIOL-VILLARD2011-03-031-1/+6
| | | | | | Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
* at91: add at91sam9263 supportJean-Christophe PLAGNIOL-VILLARD2011-03-031-0/+20
| | | | | | Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
* at91: add at91sam9261 supportJean-Christophe PLAGNIOL-VILLARD2011-03-031-0/+14
| | | | | | Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
* at91sam9: factorise cpu supportJean-Christophe PLAGNIOL-VILLARD2011-03-036-127/+70
| | | | | | | | all at91sam9 are nearly the same except sram and soc name Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
* add at91rm9200-ek board supportJean-Christophe PLAGNIOL-VILLARD2011-02-231-0/+112
| | | | | | | | | | | | | | | | | tested with jlink sam-ice v5 while loading barebox (gdb) load Loading section .text, size 0x2f190 lma 0x21f00000 Loading section .rodata, size 0x931c lma 0x21f2f190 Loading section .data, size 0x29e8 lma 0x21f384ac Loading section .barebox_cmd, size 0x78c lma 0x21f3ae94 Loading section .barebox_initcalls, size 0x80 lma 0x21f3b620 Start address 0x21f00000, load size 243360 Transfer rate: 26 KB/sec, 13520 bytes/write. Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
* stm32: add ID for medium density device Rev ZLuca Ellero2011-02-181-4/+5
| | | | | | | stm32-discovery evaluation board (STM32F100RBTB6): reading device id register (0xE0042000) returns 0x10010420 Signed-off-by: Luca Ellero <lroluk@gmail.com>
* omap4430: Add JRC TAPID for PandaBoard REV EA1 (PEAP platforms)Luca Ellero2011-02-081-2/+12
| | | | | | | PandaBoard REV EA1 (Panda Early Adopter Program) has a different ID. This patch add alternate REV EA1 TAP id to configuration file Signed-off-by: Luca Ellero <lroluk@gmail.com>
* omap4430: fix reset sequenceAaron Carroll2011-02-021-8/+3
| | | | | | | | | * Write to the PRM reset control register should have been 'phys'; * Setup empty reset-assert handlers for the M3's, since the board-level reset takes care of them; * Remove the dbginit cruft, because it gets called implicitly on reset. Signed-off-by: Aaron Carroll <aaronc@cse.unsw.edu.au>
* TCL configs for OMAP4430 and PandaboardAaron Carroll2011-01-312-0/+112
| | | | Signed-off-by: Aaron Carroll <aaronc@cse.unsw.edu.au>
* - add xds100v2 configuaration fileMathias K2011-01-271-0/+8
| | | | Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
* Add another level of procedures to LPC2xxx initialization - procedures for ↵Freddie Chopin2011-01-097-21/+105
| | | | | | specific targets (setup_lpc<number>) take core clock and adapter clock as parameters. This way "constant" parameters (flash size and type, CPUTAPID, etc.) do not need to be copied if one wishes to change the "variable" parameters - like the core clock or adapter clock - in a board config file or somewhere else. Signed-off-by: Freddie Chopin <freddie_chopin@op.pl>
* Add common LPC2xxx setup procedure, use in all LPC2xxx files.Freddie Chopin2011-01-078-238/+85
| | | | Signed-off-by: Freddie Chopin <freddie_chopin@op.pl>
* actux3.cfg: add function to setup for u-boot debuggingMichael Schwingen2011-01-021-0/+22
| | | | Signed-off-by: Michael Schwingen <michael@schwingen.org>
* stm32: add stm32 xl family flash supportSpencer Oliver2010-12-232-2/+12
| | | | Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
* lpc2148: redo to the new target configuration schemeØyvind Harboe2010-12-221-46/+41
| | | | | | | | | | | | Define a proc which PCBs can easily override. Also demonstrates how to add multiple TAP exepcted-id's using arguments. Added 0x3f0f0f0f as expected TAP-id. Old LPC2148 silicon I happened to have on my desk? Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
* tcl/interface/flashlink.cfg: Fix broken ST URLTormod Volden2010-12-201-1/+1
|
* tcl/board: Clean up STM32 EVAL boards configurationsTormod Volden2010-12-205-15/+8
| | | | | | | Make consistent use of hex memory size for flashing. Delete stm32f10x_128k_eval.cfg. It has no product reference nor any settings in it.
* tcl/board: Fix ST URLs in stm32* eval board configuration filesTormod Volden2010-12-204-8/+8
| | | | | | ST recently rewamped (screwed up) their web site and broke all links. Also match the chip names with those on the web site product descriptions.
* update IXP42x target / XBA board configMichael Schwingen2010-12-193-96/+130
|
* Add support for Hilscher netX controllersMichael Trensch2010-12-1814-9/+428
|
* TCL: fix non TCL commentsAntonio Borneo2010-12-1828-732/+732
| | | | | | | | End of line comments fixed with ';' before '#'. Added few additional 'space' to keep indentation in multi-line comments. Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
* stm32: add STM32E-EVAL external memory config scriptSpencer Oliver2010-12-101-0/+56
| | | | Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
* remove srst_pulls_trst from LPC2xxx target scriptsFreddie Chopin2010-12-096-12/+6
| | | | | | LPC2xxx do not require reset_config srst_pulls_trst. This can cause various "strange" problems when flashing the chip, because "reset halt" actually allows the chip to run for some short period of time and execute some code. Signed-off-by: Freddie Chopin <freddie_chopin@op.pl>
* lpc2478 target config: CCLK as (mandatory) parameterRolf Meeser2010-12-051-4/+7
|
* Add board config for Embedded Artists LPC2478-32Rolf Meeser2010-12-041-0/+148
|
* Fix flash name in Hitex LPC2929 board configRolf Meeser2010-12-041-1/+1
|
* stm32: set default soft reset configSpencer Oliver2010-12-031-0/+4
| | | | | | | If no srst is configured then default to using sysresetreq to reset the target. Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
* luminary: remove unused config cmds.Spencer Oliver2010-12-035-31/+0
| | | | | | | | | | | Due to commit e40aee2954d2beabe1d8c530d9ff1e564fb01f48 we now honour the targets 'reset_config' setting. Previously we ignored the srst setting for luminary targets. Luminary targets have never supported using srst to reset into debug mode so remove the option from the target configs files. Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
* config: fix luminary jtag configSpencer Oliver2010-12-021-3/+0
| | | | | | | When this config was updated in commit e3773e3e3d1f1ee0dbb0b69e8babe8419784d1c1 the old jtag declaration was not removed. Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
* rename some target scripts to be consistent with the restFreddie Chopin2010-12-023-0/+0
| | | | | | Rename Atmel target scripts which had wrong name ("at91" missing for ARM7 AT91SAM7..., "at" missing for AVR ATmega...) Signed-off-by: Freddie Chopin <freddie_chopin@op.pl>
* Added support for the blinking leds on Floss-JTAG v0.3 and newer.Piotr Esden-Tempski2010-11-301-1/+1
|
* Updated Floss-JTAG config file to support v0.3 and newer. Also added ↵Piotr Esden-Tempski2010-11-302-1/+29
| | | | noeeprom version of the config file for older versions of Floss-JTAG.
* FLASH/NOR: rename from spearsmi to stmsmiAntonio Borneo2010-11-232-2/+2
| | | | | | | STMicroelectronics controller SMI is not SPEAr specific. Rename it and change name to every symbol in the code. Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
* STR750: Add SMI interface supportAntonio Borneo2010-11-231-0/+12
| | | | | | | Modified spearsmi driver to include support for STR75x Added missing initialization in tcl file for STR750 Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
* TCL/SPEAr: Added Serial flash in board fileAntonio Borneo2010-11-161-0/+4
| | | | Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
* TCL scripts: replace "puts" with "echo"Antonio Borneo2010-11-0923-197/+197
| | | | Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
* lpc3131: target definitionAndrew Leech2010-11-091-0/+76
|
* TCL scripts: add support for ST SPEAr310Antonio Borneo2010-11-067-0/+428
| | | | | | | | | | Initial support for ST SPEAr310 and for the evaluation board EVALSPEAr310 Rev. 2.0. Scripts are split in generic for SPEAr3xx family and specific for SPEAr310. This should easily allow adding new members of the family. Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
* Add EfikaMX smarttop board supportMarek Vasut2010-11-051-0/+9
| | | | | | | This patch finally adds support for i.MX51 based Genesi USA EfikaMX smarttop board. Signed-off-by: Marek Vasut <marek.vasut@gmail.com>
* CortexA8: Introduce Freescale i.MX51 variantMarek Vasut2010-11-051-0/+51
| | | | | | | | | | | This patch introduces support for Cortex A8 based Freescale i.MX51 CPU. This CPU has the Debug Access Port located at a different address (0x60008000) than TI OMAP3 series of CPUs. i.MX51 configuration file based on OMAP3 configuration file and an email from Alan Carvalho de Assis <acassis@gmail.com>. Signed-off-by: Marek Vasut <marek.vasut@gmail.com>
* imx31pdk: use rclk w/1MHz fallbackØyvind Harboe2010-10-281-0/+17
| | | | | | | | measure_clk indicates ca. 3-4MHz, so 1MHz should be safe. Added self_test proc used to test that rclk worked. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
* Make systesetreq typos read sysresetreq insteadPeter Stuge2010-10-251-1/+1
| | | | Signed-off-by: Peter Stuge <peter@stuge.se>
* Remove srst_pulls_trst from LPC1768 targetPeter Stuge2010-10-251-3/+0
| | | | | | | srst_pulls_trst may be true on some (broken) LPC1768 boards but is not true in general for the LPC1768. Signed-off-by: Peter Stuge <peter@stuge.se>
* swj-dp.tcl (SWD infrastructure #1)David Brownell2010-10-103-1/+44
| | | | | | | | | | | | | | | | | | | | Provide new helper proc that can set up either an SWD or JTAG DAP based on the transport which is in use -- mostly for SWJ-DP. Also update some SWJ-DP based chips/targets to use it. The goal is making SWD-vs-JTAG transparent in most places. SWJ-DP based chips really need this flexible configuration to cope with debug adapters that support different transports, without needing new target configs for each transport or adapter. For JTAG-DP, callers will use "jtag newtap" directly, as today; only one chip-level transport option exists. For SW-DP (e.g. LPC1[13]xx or EFM32, they'll use "swd newdap" directly (part of an upcoming SWD transport patch). Again, only one transport option exists, so hard-wiring is appropriate there. Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
generated by cgit v1.2.3 (git 2.46.0) at 2024-11-20 03:54:58 +0000