# Config for Voipac PXA270/PXA270M module. set CHIPNAME voipac source [find target/pxa270.cfg] # The board supports separate reset lines # Override this in the interface config for parallel dongles reset_config trst_and_srst separate # flash bank flash bank $_CHIPNAME.flash0 cfi 0x00000000 0x2000000 2 2 $_TARGETNAME flash bank $_CHIPNAME.flash1 cfi 0x02000000 0x2000000 2 2 $_TARGETNAME 2/05/openembedded-core.git' title='openembedded-core.git Git repository'/>
summaryrefslogtreecommitdiff
blob: 8a25383c59758d287fa3f59de190a8be3430a22b (plain)
1
2
3
4
5