summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorØyvind Harboe <oyvind.harboe@zylin.com>2011-04-02 09:00:01 +0200
committerØyvind Harboe <oyvind.harboe@zylin.com>2011-04-02 09:00:01 +0200
commit3fea99097efc1d1a38e73ba646261c2a7a79bd12 (patch)
treeae08703f968fb0918068bed6b7a2817fa1821c34
parenta1d9f16320d85fe8550e64e450d51e6544dd9e55 (diff)
downloadopenocd_libswd-3fea99097efc1d1a38e73ba646261c2a7a79bd12.tar.gz
openocd_libswd-3fea99097efc1d1a38e73ba646261c2a7a79bd12.tar.bz2
openocd_libswd-3fea99097efc1d1a38e73ba646261c2a7a79bd12.tar.xz
openocd_libswd-3fea99097efc1d1a38e73ba646261c2a7a79bd12.zip
pandaboard: use new -dbgbase option to workaround broken ROM table
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
-rw-r--r--tcl/target/omap4430.cfg15
1 files changed, 14 insertions, 1 deletions
diff --git a/tcl/target/omap4430.cfg b/tcl/target/omap4430.cfg
index 13ed80c3..fc3db5d0 100644
--- a/tcl/target/omap4430.cfg
+++ b/tcl/target/omap4430.cfg
@@ -82,7 +82,20 @@ jtag configure $_CHIPNAME.jrc -event post-reset "runtest 200"
# second core.
#
set _TARGETNAME $_CHIPNAME.cpu
-target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.dap -coreid 0
+
+# APB DBGBASE reads 0x80040000, but this points to an empty ROM table.
+# 0x80000000 is cpu0 coresight region
+#
+#
+# CORTEX_A8_PADDRDBG_CPU_SHIFT 13
+# 0x80000000 | (coreid << CORTEX_A8_PADDRDBG_CPU_SHIFT)
+
+set _coreid 0
+set _dbgbase [expr 0x80000000 | ($_coreid << 13)]
+echo "Using dbgbase = [format 0x%x $_dbgbase]"
+
+target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.dap \
+ -coreid 0 -dbgbase $_dbgbase
# SRAM: 56KiB at 0x4030.0000
$_TARGETNAME configure -work-area-phys 0x40300000 -work-area-size 0x1000