index
:
openocd_libswd.git
master
Unnamed repository; edit this file 'description' to name the repository.
Trygve Laugstøl
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
target
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
add timeouts and fix syntax error handling of mrc/mcr commands.
oharboe
2009-10-07
1
-18
/
+59
*
Dragonite has the same EICE affliction as feroceon.
dbrownell
2009-10-06
1
-1
/
+2
*
Minor cleanup to ARM926 debug entry:
dbrownell
2009-10-05
1
-2
/
+6
*
It is not possible to invalidate I-Cache on memory writes while the target is...
mlu
2009-10-02
1
-0
/
+3
*
Make sure that DSCR_DTR_RX is not full before writing
mlu
2009-10-02
1
-0
/
+27
*
More error reporting in Cortex_a8 execute_opcode
mlu
2009-10-02
1
-0
/
+6
*
Added asser_reset and deassert_reset for cortex_a8
mlu
2009-10-02
1
-2
/
+2
*
Added asser_reset and deassert_reset for cortex_a8
mlu
2009-10-02
1
-22
/
+56
*
Minor ETB and ETM bugfixes and doc updates
dbrownell
2009-10-02
2
-54
/
+82
*
ARMv7A: Report fault status registers when in Abort state
mlu
2009-10-01
1
-0
/
+23
*
Add DSCR_DTR_RX_FULL bit define
mlu
2009-09-30
1
-0
/
+1
*
ARM11 command handling fixes
dbrownell
2009-09-29
1
-41
/
+41
*
ETM: fix build issue on MinGW.
dbrownell
2009-09-29
1
-20
/
+21
*
ETB: cleanup needless symbol exports and forward decls.
dbrownell
2009-09-29
2
-40
/
+35
*
Shrink symbols exported from arm9tdmi.c and remove a forward ref.
dbrownell
2009-09-28
1
-35
/
+38
*
When setting up an ETM, cache its ETM_CONFIG register. Then
dbrownell
2009-09-23
2
-51
/
+178
*
Start cleaning up ETM register handling. On one ARM926 ETM+ETB
dbrownell
2009-09-23
2
-167
/
+176
*
Initial ETM cleanups. Most of these are cosmetic:
dbrownell
2009-09-23
2
-83
/
+113
*
Remove annoying end-of-line whitespace from most src/*
dbrownell
2009-09-21
11
-63
/
+63
*
Debug message updates:
dbrownell
2009-09-20
1
-12
/
+1
*
Added CPUDBG_WCR_BASE define
mlu
2009-09-19
1
-0
/
+1
*
Avoid cache invalidation when writing to hardware debug registers
mlu
2009-09-19
1
-4
/
+19
*
Minor behavior fixes for the two JTAG reset events (C/internal,
dbrownell
2009-09-19
1
-1
/
+2
*
Move Cortex A8 debug access initialisation from omap3530.cfg to cortex_a8.c
mlu
2009-09-18
1
-28
/
+39
*
srst_gates_jtag option. at91sam9260 needs retesting, and possibly srst_gates_...
oharboe
2009-09-17
1
-1
/
+12
*
The "arm9tdmi.c" file is more of a generic ARM9 support file:
dbrownell
2009-09-17
1
-3
/
+17
*
Remove unused varables (moved to armv7a)
mlu
2009-09-16
1
-5
/
+0
*
Use a variable armv7a->debug_base instead of hardedcoded OMAP3530_DEBUG_BASE
mlu
2009-09-16
1
-28
/
+31
*
Define debug_base, debug_ap, memory_ap in armv7a_common_t
mlu
2009-09-15
1
-0
/
+7
*
Updated mode string list.
mlu
2009-09-15
1
-2
/
+2
*
Definy symbolic values for VA to PA address translation operations
mlu
2009-09-15
1
-0
/
+10
*
Check return values to avoid infinite wait in loop on error.
mlu
2009-09-14
1
-4
/
+8
*
Cache invalidation when writing to memory
mlu
2009-09-14
1
-0
/
+18
*
More CortexA8 debug register definitions.
mlu
2009-09-13
1
-0
/
+4
*
Fix argument passing in cortex_a8_write_cp.
mlu
2009-09-13
1
-2
/
+1
*
David Brownell <david-b@pacbell.net>
oharboe
2009-09-12
3
-26
/
+40
*
Nicolas Pitre <nico@cam.org> put feroceon target definition at the end so to ...
oharboe
2009-09-11
1
-86
/
+79
*
Nicolas Pitre <nico@cam.org> Dragonite support
oharboe
2009-09-11
4
-20
/
+76
*
spelling mistake
oharboe
2009-09-11
1
-2
/
+2
*
do not use dynamically sized stack arrays, not compatible with embedded OS's
oharboe
2009-09-11
1
-10
/
+24
*
registering a target event twice caused infinite loop. Same bug as in jtag/co...
oharboe
2009-09-11
1
-4
/
+9
*
Nicolas Pitre <nico@cam.org> tighten error checking in bulk_write
oharboe
2009-09-11
1
-4
/
+15
*
Alexei Babich <a.babich@rez.ru> fix problems with unecessary tailend byte acc...
oharboe
2009-09-10
1
-0
/
+12
*
David Brownell <david-b@pacbell.net>
oharboe
2009-09-09
4
-4
/
+20
*
Report correct core instruction state for ARMv/A targets
mlu
2009-09-08
1
-1
/
+1
*
Load PC with bit 0 set to 1 when resuming to say in Thumb instruction state.
mlu
2009-09-08
1
-2
/
+7
*
David Brownell <david-b@pacbell.net>
oharboe
2009-09-08
1
-0
/
+86
*
David Brownell <david-b@pacbell.net>
oharboe
2009-09-08
1
-35
/
+137
*
Improved handling of instruction set state, helps for debugging Thumb state.
mlu
2009-09-07
1
-7
/
+5
*
Mahr, Stefan <Stefan.Mahr@sphairon.com> removes the endianness swapping in mi...
oharboe
2009-09-04
1
-44
/
+0
[prev]
[next]