summaryrefslogtreecommitdiff
path: root/src/target
Commit message (Expand)AuthorAgeFilesLines
...
* Fix warning.Øyvind Harboe2009-10-131-1/+1
* Delete commented out code. Add a bit of error checking.Øyvind Harboe2009-10-132-45/+20
* Propagate error from assert, deassert and halt on tcl target object.Øyvind Harboe2009-10-131-5/+9
* xscale: stackframe corruption bugfixDavid Brownell2009-10-131-36/+18
* More error propagation fixes.Øyvind Harboe2009-10-122-5/+8
* arm11 burst writes are now only enabled for writes larger than 1 word. Single...Øyvind Harboe2009-10-121-2/+11
* Retire arm11 no_increment. Intended for future expansion to read/write to por...Øyvind Harboe2009-10-121-8/+22
* Propagate wDTR/rDTR failure immediately, otherwise it's followed up by timeou...Øyvind Harboe2009-10-121-0/+1
* Fix warning and improve error message upon burst transfer failureØyvind Harboe2009-10-121-3/+3
* Fix bogus 'transfer errors' with arm11 'memwrite burst enable'. A regression ...Øyvind Harboe2009-10-121-5/+5
* simplify XScale debug handler installationDavid Brownell2009-10-124-42/+58
* more xscale cleanup (mostly removing JTAG hooks)David Brownell2009-10-122-88/+65
* Merge commit 'origin/master'Øyvind Harboe2009-10-123-256/+257
|\
| * xscale_load_ic cleanupDavid Brownell2009-10-111-16/+16
| * xscale.c cleanupDavid Brownell2009-10-111-186/+197
| * xscale bugfix to handler loadingDavid Brownell2009-10-111-2/+2
| * xscale minor cleanupDavid Brownell2009-10-111-43/+31
| * printf format warning fixesDavid Brownell2009-10-102-12/+14
* | If halt times out, stop GDB. Allows e.g. manual reset via monitor commands.Øyvind Harboe2009-10-122-2/+39
|/
* ARM11 error checkingØyvind Harboe2009-10-093-52/+119
* prevent abort via polling during jtag_resetDavid Brownell2009-10-081-9/+8
* Stop GDB when polling fails, srst assert or powerdropout is detectedØyvind Harboe2009-10-082-4/+24
* buildfixdbrownell2009-10-071-0/+1
* Updates for "reset_config":dbrownell2009-10-071-4/+11
* add timeouts and fix syntax error handling of mrc/mcr commands.oharboe2009-10-071-1/+2
* add timeouts and fix syntax error handling of mrc/mcr commands.oharboe2009-10-071-18/+59
* Dragonite has the same EICE affliction as feroceon.dbrownell2009-10-061-1/+2
* Minor cleanup to ARM926 debug entry:dbrownell2009-10-051-2/+6
* It is not possible to invalidate I-Cache on memory writes while the target is...mlu2009-10-021-0/+3
* Make sure that DSCR_DTR_RX is not full before writingmlu2009-10-021-0/+27
* More error reporting in Cortex_a8 execute_opcodemlu2009-10-021-0/+6
* Added asser_reset and deassert_reset for cortex_a8mlu2009-10-021-2/+2
* Added asser_reset and deassert_reset for cortex_a8mlu2009-10-021-22/+56
* Minor ETB and ETM bugfixes and doc updatesdbrownell2009-10-022-54/+82
* ARMv7A: Report fault status registers when in Abort statemlu2009-10-011-0/+23
* Add DSCR_DTR_RX_FULL bit definemlu2009-09-301-0/+1
* ARM11 command handling fixesdbrownell2009-09-291-41/+41
* ETM: fix build issue on MinGW.dbrownell2009-09-291-20/+21
* ETB: cleanup needless symbol exports and forward decls.dbrownell2009-09-292-40/+35
* Shrink symbols exported from arm9tdmi.c and remove a forward ref.dbrownell2009-09-281-35/+38
* When setting up an ETM, cache its ETM_CONFIG register. Thendbrownell2009-09-232-51/+178
* Start cleaning up ETM register handling. On one ARM926 ETM+ETBdbrownell2009-09-232-167/+176
* Initial ETM cleanups. Most of these are cosmetic:dbrownell2009-09-232-83/+113
* Remove annoying end-of-line whitespace from most src/*dbrownell2009-09-2111-63/+63
* Debug message updates:dbrownell2009-09-201-12/+1
* Added CPUDBG_WCR_BASE definemlu2009-09-191-0/+1
* Avoid cache invalidation when writing to hardware debug registersmlu2009-09-191-4/+19
* Minor behavior fixes for the two JTAG reset events (C/internal,dbrownell2009-09-191-1/+2
* Move Cortex A8 debug access initialisation from omap3530.cfg to cortex_a8.cmlu2009-09-181-28/+39
* srst_gates_jtag option. at91sam9260 needs retesting, and possibly srst_gates_...oharboe2009-09-171-1/+12
generated by cgit v1.2.3 (git 2.46.0) at 2024-11-05 15:56:46 +0000