From 6160a946ec2b89408b1eeb47a9b3f5916be43285 Mon Sep 17 00:00:00 2001 From: David Brownell Date: Thu, 8 Oct 2009 23:51:50 -0700 Subject: add overridable Tcl "init_reset" This abstracts the "jtag arp_init-reset" call into a method called from OpenOCD startup and reset processing. Platforms which have different requirements for how such hard resets must be performed can now override "init_reset" instead of needing to rebuild custom hacked versions of the server. Signed-off-by: David Brownell --- NEWS | 1 + 1 file changed, 1 insertion(+) (limited to 'NEWS') diff --git a/NEWS b/NEWS index a5a5401d..7fe542db 100644 --- a/NEWS +++ b/NEWS @@ -8,6 +8,7 @@ JTAG Layer: New reset_config options for SRST gating the JTAG clock (or not) TAP declaration no longer requires ircapture and mask attributes New "post-reset" event handler for TAP-invariant setup code + Overridable Tcl "init_reset" and "jtag_init" procedures Target Layer: New commands for use with Cortex-M3 processors: -- cgit v1.2.3 From 60e24aa597cde2703e933759aebff5d3c2dde314 Mon Sep 17 00:00:00 2001 From: David Brownell Date: Thu, 8 Oct 2009 23:51:50 -0700 Subject: make PXA255 targets enumerate sort-of-OK Startup now mostly works, except that the initial target state is "unknown" ... previously, it refused to even start. Getting that far required fixing the ircapture value (which can never have been correct!) and the default JTAG clock rate, then providing custom reset script. The "reset" command is still iffy. DCSR updates, and loading the debug handler, report numerous DR/IR capture failures. But once that's done, "poll" reports that the CPU is halted (which it shouldn't be, this was "reset run"!), due to the rather curious reason "target-not-halted". Summary: you still can't debug these parts, but it's closer. Signed-off-by: David Brownell --- NEWS | 1 + tcl/target/pxa255.cfg | 35 ++++++++++++++++++++++++++++++++--- 2 files changed, 33 insertions(+), 3 deletions(-) (limited to 'NEWS') diff --git a/NEWS b/NEWS index 7fe542db..81fce821 100644 --- a/NEWS +++ b/NEWS @@ -39,6 +39,7 @@ Board, Target, and Interface Configuration Scripts: Samsung s3c2450 Mini2440 board Numeric TAP and Target identifiers now trigger warnings + PXA255 partially enumerates Documentation: Capture more debugging and setup advice diff --git a/tcl/target/pxa255.cfg b/tcl/target/pxa255.cfg index 1608d66c..7137621a 100644 --- a/tcl/target/pxa255.cfg +++ b/tcl/target/pxa255.cfg @@ -19,8 +19,37 @@ if { [info exists CPUTAPID ] } { set _CPUTAPID 0x69264013 } -jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1e -irmask 0x1f -expected-id $_CPUTAPID +jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id $_CPUTAPID set _TARGETNAME $_CHIPNAME.cpu -target create $_TARGETNAME xscale -endian $_ENDIAN -chain-position $_TARGETNAME -debug_level 3 +target create $_TARGETNAME xscale -endian $_ENDIAN \ + -chain-position $_CHIPNAME.cpu + +# PXA255 comes out of reset using 3.6864 MHz oscillator. +# Until the PLL kicks in, keep the JTAG clock slow enough +# that we get no errors. +jtag_khz 300 +$_TARGETNAME configure -event "reset-start" { jtag_khz 300 } + +# reset processing that works with PXA +proc init_reset {mode} { + # assert both resets; equivalent to power-on reset + jtag_reset 1 1 + + # drop TRST after at least 32 cycles + sleep 1 + jtag_reset 0 1 + + # minimum 32 TCK cycles to wake up the controller + runtest 50 + + # now the TAP will be responsive; validate scanchain + jtag arp_init + + # ... and take it out of reset + jtag_reset 0 0 +} + +proc jtag_init {} { + init_reset startup +} -- cgit v1.2.3