o Adding protoboard-based PCB.

7 files changed, 1165 insertions, 0 deletions

diff --git a/.gitmodules b/.gitmodules
index 64185b5..d2b0fb8 100644
--- a/.gitmodules
+++ b/.gitmodules
@@ -4,3 +4,9 @@
 [submodule "thirdparty/mcucpp"]
 	path = thirdparty/mcucpp
 	url = https://github.com/trygvis/mcucpp
+[submodule "thirdparty/trygvis-kicad-footprints.pretty"]
+	path = thirdparty/trygvis-kicad-footprints.pretty
+	url = https://trygvis.io/git/2016/09/trygvis-kicad-footprints.pretty.git
+[submodule "thirdparty/kicad-schematic-symbols"]
+	path = thirdparty/trygvis-kicad-schematic-symbols
+	url = https://trygvis.io/git/2016/08/kicad-schematic-symbols.git
diff --git a/pcb/radio-controller-1a/.gitignore b/pcb/radio-controller-1a/.gitignore
new file mode 100644
index 0000000..cbb616f
--- /dev/null
+++ b/pcb/radio-controller-1a/.gitignore
@@ -0,0 +1,4 @@
+*.bak
+*.kicad_pcb-bak
+*.net
+*-cache.lib
diff --git a/pcb/radio-controller-1a/radio-controller-1a.kicad_pcb b/pcb/radio-controller-1a/radio-controller-1a.kicad_pcb
new file mode 100644
index 0000000..94da8b0
--- /dev/null
+++ b/pcb/radio-controller-1a/radio-controller-1a.kicad_pcb
@@ -0,0 +1,634 @@
+(kicad_pcb (version 4) (host pcbnew 4.0.5+dfsg1-4)
+
+  (general
+    (links 21)
+    (no_connects 3)
+    (area 81.924999 69.924999 132.075001 140.075001)
+    (thickness 1.6)
+    (drawings 13)
+    (tracks 52)
+    (zones 0)
+    (modules 9)
+    (nets 42)
+  )
+
+  (page A4)
+  (layers
+    (0 F.Cu signal)
+    (31 B.Cu signal)
+    (32 B.Adhes user)
+    (33 F.Adhes user)
+    (34 B.Paste user)
+    (35 F.Paste user)
+    (36 B.SilkS user)
+    (37 F.SilkS user)
+    (38 B.Mask user)
+    (39 F.Mask user)
+    (40 Dwgs.User user)
+    (41 Cmts.User user)
+    (42 Eco1.User user)
+    (43 Eco2.User user)
+    (44 Edge.Cuts user)
+    (45 Margin user)
+    (46 B.CrtYd user)
+    (47 F.CrtYd user)
+    (48 B.Fab user)
+    (49 F.Fab user)
+  )
+
+  (setup
+    (last_trace_width 0.25)
+    (trace_clearance 0.2)
+    (zone_clearance 0.508)
+    (zone_45_only no)
+    (trace_min 0.2)
+    (segment_width 0.2)
+    (edge_width 0.15)
+    (via_size 0.6)
+    (via_drill 0.4)
+    (via_min_size 0.4)
+    (via_min_drill 0.3)
+    (uvia_size 0.3)
+    (uvia_drill 0.1)
+    (uvias_allowed no)
+    (uvia_min_size 0.2)
+    (uvia_min_drill 0.1)
+    (pcb_text_width 0.3)
+    (pcb_text_size 1.5 1.5)
+    (mod_edge_width 0.15)
+    (mod_text_size 1 1)
+    (mod_text_width 0.15)
+    (pad_size 1.524 1.524)
+    (pad_drill 0.762)
+    (pad_to_mask_clearance 0.2)
+    (aux_axis_origin 0 0)
+    (visible_elements FFFFFF7F)
+    (pcbplotparams
+      (layerselection 0x00030_80000001)
+      (usegerberextensions false)
+      (excludeedgelayer true)
+      (linewidth 0.100000)
+      (plotframeref false)
+      (viasonmask false)
+      (mode 1)
+      (useauxorigin false)
+      (hpglpennumber 1)
+      (hpglpenspeed 20)
+      (hpglpendiameter 15)
+      (hpglpenoverlay 2)
+      (psnegative false)
+      (psa4output false)
+      (plotreference true)
+      (plotvalue true)
+      (plotinvisibletext false)
+      (padsonsilk false)
+      (subtractmaskfromsilk false)
+      (outputformat 1)
+      (mirror false)
+      (drillshape 1)
+      (scaleselection 1)
+      (outputdirectory ""))
+  )
+
+  (net 0 "")
+  (net 1 +5V)
+  (net 2 "Net-(D1-Pad2)")
+  (net 3 GND)
+  (net 4 /RADIO_RX)
+  (net 5 "Net-(P2-Pad3)")
+  (net 6 "Net-(Q1-Pad1)")
+  (net 7 /IR_TX)
+  (net 8 "Net-(U1-Pad1)")
+  (net 9 "Net-(U1-Pad2)")
+  (net 10 "Net-(U1-Pad3)")
+  (net 11 "Net-(U1-Pad4)")
+  (net 12 /IR_RX)
+  (net 13 /RADIO_TX)
+  (net 14 "Net-(U1-Pad9)")
+  (net 15 "Net-(U1-Pad10)")
+  (net 16 "Net-(U1-Pad11)")
+  (net 17 "Net-(U1-Pad12)")
+  (net 18 "Net-(U1-Pad13)")
+  (net 19 "Net-(U1-Pad14)")
+  (net 20 "Net-(U1-Pad15)")
+  (net 21 "Net-(U1-Pad16)")
+  (net 22 "Net-(U1-Pad17)")
+  (net 23 "Net-(U1-Pad18)")
+  (net 24 "Net-(U1-Pad21)")
+  (net 25 "Net-(U1-Pad22)")
+  (net 26 "Net-(U1-Pad23)")
+  (net 27 "Net-(U1-Pad24)")
+  (net 28 "Net-(U1-Pad25)")
+  (net 29 "Net-(U1-Pad28)")
+  (net 30 "Net-(U1-Pad29)")
+  (net 31 "Net-(U1-Pad30)")
+  (net 32 "Net-(U1-Pad31)")
+  (net 33 "Net-(U1-Pad32)")
+  (net 34 "Net-(U1-Pad33)")
+  (net 35 "Net-(U1-Pad34)")
+  (net 36 "Net-(U1-Pad35)")
+  (net 37 "Net-(U1-Pad36)")
+  (net 38 "Net-(U1-Pad37)")
+  (net 39 "Net-(U1-Pad40)")
+  (net 40 /DEBUG_TX)
+  (net 41 /DEBUG_RX)
+
+  (net_class Default "This is the default net class."
+    (clearance 0.2)
+    (trace_width 0.25)
+    (via_dia 0.6)
+    (via_drill 0.4)
+    (uvia_dia 0.3)
+    (uvia_drill 0.1)
+    (add_net +5V)
+    (add_net /DEBUG_RX)
+    (add_net /DEBUG_TX)
+    (add_net /IR_RX)
+    (add_net /IR_TX)
+    (add_net /RADIO_RX)
+    (add_net /RADIO_TX)
+    (add_net GND)
+    (add_net "Net-(D1-Pad2)")
+    (add_net "Net-(P2-Pad3)")
+    (add_net "Net-(Q1-Pad1)")
+    (add_net "Net-(U1-Pad1)")
+    (add_net "Net-(U1-Pad10)")
+    (add_net "Net-(U1-Pad11)")
+    (add_net "Net-(U1-Pad12)")
+    (add_net "Net-(U1-Pad13)")
+    (add_net "Net-(U1-Pad14)")
+    (add_net "Net-(U1-Pad15)")
+    (add_net "Net-(U1-Pad16)")
+    (add_net "Net-(U1-Pad17)")
+    (add_net "Net-(U1-Pad18)")
+    (add_net "Net-(U1-Pad2)")
+    (add_net "Net-(U1-Pad21)")
+    (add_net "Net-(U1-Pad22)")
+    (add_net "Net-(U1-Pad23)")
+    (add_net "Net-(U1-Pad24)")
+    (add_net "Net-(U1-Pad25)")
+    (add_net "Net-(U1-Pad28)")
+    (add_net "Net-(U1-Pad29)")
+    (add_net "Net-(U1-Pad3)")
+    (add_net "Net-(U1-Pad30)")
+    (add_net "Net-(U1-Pad31)")
+    (add_net "Net-(U1-Pad32)")
+    (add_net "Net-(U1-Pad33)")
+    (add_net "Net-(U1-Pad34)")
+    (add_net "Net-(U1-Pad35)")
+    (add_net "Net-(U1-Pad36)")
+    (add_net "Net-(U1-Pad37)")
+    (add_net "Net-(U1-Pad4)")
+    (add_net "Net-(U1-Pad40)")
+    (add_net "Net-(U1-Pad9)")
+  )
+
+  (module LEDs:LED-3MM (layer F.Cu) (tedit 559B82F6) (tstamp 591EF7BE)
+    (at 129.54 72.39 180)
+    (descr "LED 3mm round vertical")
+    (tags "LED  3mm round vertical")
+    (path /591F067E)
+    (fp_text reference D1 (at 1.91 3.06 180) (layer F.SilkS)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_text value LED_ALT (at 1.3 -2.9 180) (layer F.Fab)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_line (start -1.2 2.3) (end 3.8 2.3) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 3.8 2.3) (end 3.8 -2.2) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 3.8 -2.2) (end -1.2 -2.2) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.2 -2.2) (end -1.2 2.3) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -0.199 1.314) (end -0.199 1.114) (layer F.SilkS) (width 0.15))
+    (fp_line (start -0.199 -1.28) (end -0.199 -1.1) (layer F.SilkS) (width 0.15))
+    (fp_arc (start 1.301 0.034) (end -0.199 -1.286) (angle 108.5) (layer F.SilkS) (width 0.15))
+    (fp_arc (start 1.301 0.034) (end 0.25 -1.1) (angle 85.7) (layer F.SilkS) (width 0.15))
+    (fp_arc (start 1.311 0.034) (end 3.051 0.994) (angle 110) (layer F.SilkS) (width 0.15))
+    (fp_arc (start 1.301 0.034) (end 2.335 1.094) (angle 87.5) (layer F.SilkS) (width 0.15))
+    (fp_text user K (at -1.69 1.74 180) (layer F.SilkS)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (pad 1 thru_hole rect (at 0 0 270) (size 2 2) (drill 1.00076) (layers *.Cu *.Mask)
+      (net 1 +5V))
+    (pad 2 thru_hole circle (at 2.54 0 180) (size 2 2) (drill 1.00076) (layers *.Cu *.Mask)
+      (net 2 "Net-(D1-Pad2)"))
+    (model LEDs.3dshapes/LED-3MM.wrl
+      (at (xyz 0.05 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 90))
+    )
+  )
+
+  (module Pin_Headers:Pin_Header_Straight_1x03 (layer F.Cu) (tedit 0) (tstamp 591EF7C5)
+    (at 129.54 124.46 180)
+    (descr "Through hole pin header")
+    (tags "pin header")
+    (path /591EF4BE)
+    (fp_text reference P1 (at 0 -5.1 180) (layer F.SilkS)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_text value DEBUG_SERIAL (at 0 -3.1 180) (layer F.Fab)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_line (start -1.75 -1.75) (end -1.75 6.85) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 1.75 -1.75) (end 1.75 6.85) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.75 6.85) (end 1.75 6.85) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.27 1.27) (end -1.27 6.35) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.27 6.35) (end 1.27 6.35) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.27 6.35) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15))
+    (pad 1 thru_hole rect (at 0 0 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 40 /DEBUG_TX))
+    (pad 2 thru_hole oval (at 0 2.54 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 41 /DEBUG_RX))
+    (pad 3 thru_hole oval (at 0 5.08 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 3 GND))
+    (model Pin_Headers.3dshapes/Pin_Header_Straight_1x03.wrl
+      (at (xyz 0 -0.1 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 90))
+    )
+  )
+
+  (module Pin_Headers:Pin_Header_Straight_1x04 (layer F.Cu) (tedit 0) (tstamp 591EF7CD)
+    (at 99.06 109.22 180)
+    (descr "Through hole pin header")
+    (tags "pin header")
+    (path /591EC627)
+    (fp_text reference P2 (at 0 -5.1 180) (layer F.SilkS)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_text value RADIO_RX (at 0 -3.1 180) (layer F.Fab)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_line (start -1.75 -1.75) (end -1.75 9.4) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 1.75 -1.75) (end 1.75 9.4) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.75 9.4) (end 1.75 9.4) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.27 1.27) (end -1.27 8.89) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.27 1.27) (end 1.27 8.89) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.27 8.89) (end 1.27 8.89) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15))
+    (pad 1 thru_hole rect (at 0 0 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 1 +5V))
+    (pad 2 thru_hole oval (at 0 2.54 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 4 /RADIO_RX))
+    (pad 3 thru_hole oval (at 0 5.08 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 5 "Net-(P2-Pad3)"))
+    (pad 4 thru_hole oval (at 0 7.62 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 3 GND))
+    (model Pin_Headers.3dshapes/Pin_Header_Straight_1x04.wrl
+      (at (xyz 0 -0.15 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 90))
+    )
+  )
+
+  (module Pin_Headers:Pin_Header_Straight_1x03 (layer F.Cu) (tedit 0) (tstamp 591EF7D4)
+    (at 88.9 106.68 180)
+    (descr "Through hole pin header")
+    (tags "pin header")
+    (path /591EFD29)
+    (fp_text reference P3 (at 0 -5.1 180) (layer F.SilkS)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_text value RADIO_TX (at 0 -3.1 180) (layer F.Fab)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_line (start -1.75 -1.75) (end -1.75 6.85) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 1.75 -1.75) (end 1.75 6.85) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.75 6.85) (end 1.75 6.85) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.27 1.27) (end -1.27 6.35) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.27 6.35) (end 1.27 6.35) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.27 6.35) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15))
+    (pad 1 thru_hole rect (at 0 0 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 1 +5V))
+    (pad 2 thru_hole oval (at 0 2.54 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 13 /RADIO_TX))
+    (pad 3 thru_hole oval (at 0 5.08 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 3 GND))
+    (model Pin_Headers.3dshapes/Pin_Header_Straight_1x03.wrl
+      (at (xyz 0 -0.1 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 90))
+    )
+  )
+
+  (module Pin_Headers:Pin_Header_Straight_1x03 (layer F.Cu) (tedit 5922A6AA) (tstamp 591EF7DB)
+    (at 120.65 80.01 180)
+    (descr "Through hole pin header")
+    (tags "pin header")
+    (path /591F01FF)
+    (fp_text reference Q1 (at 0 -5.1 180) (layer F.SilkS) hide
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_text value BC547 (at 0 -3.1 180) (layer F.Fab) hide
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_line (start -1.75 -1.75) (end -1.75 6.85) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 1.75 -1.75) (end 1.75 6.85) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.75 6.85) (end 1.75 6.85) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.27 1.27) (end -1.27 6.35) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.27 6.35) (end 1.27 6.35) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.27 6.35) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15))
+    (pad 1 thru_hole rect (at 0 0 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 6 "Net-(Q1-Pad1)"))
+    (pad 2 thru_hole oval (at 0 2.54 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 7 /IR_TX))
+    (pad 3 thru_hole oval (at 0 5.08 180) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 3 GND))
+    (model Pin_Headers.3dshapes/Pin_Header_Straight_1x03.wrl
+      (at (xyz 0 -0.1 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 90))
+    )
+  )
+
+  (module Resistors_ThroughHole:Resistor_Horizontal_RM7mm (layer F.Cu) (tedit 5922A6A5) (tstamp 591EF7E1)
+    (at 124.46 72.39 270)
+    (descr "Resistor, Axial,  RM 7.62mm, 1/3W,")
+    (tags "Resistor Axial RM 7.62mm 1/3W R3")
+    (path /591F0315)
+    (fp_text reference R1 (at 4.05892 -3.50012 270) (layer F.SilkS) hide
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_text value R (at 3.81 3.81 270) (layer F.Fab) hide
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_line (start -1.25 -1.5) (end 8.85 -1.5) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.25 1.5) (end -1.25 -1.5) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 8.85 -1.5) (end 8.85 1.5) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.25 1.5) (end 8.85 1.5) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 1.27 -1.27) (end 6.35 -1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start 6.35 -1.27) (end 6.35 1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start 6.35 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.27 1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
+    (pad 1 thru_hole circle (at 0 0 270) (size 1.99898 1.99898) (drill 1.00076) (layers *.Cu *.SilkS *.Mask)
+      (net 2 "Net-(D1-Pad2)"))
+    (pad 2 thru_hole circle (at 7.62 0 270) (size 1.99898 1.99898) (drill 1.00076) (layers *.Cu *.SilkS *.Mask)
+      (net 6 "Net-(Q1-Pad1)"))
+  )
+
+  (module Housings_DIP:DIP-40_W15.24mm (layer F.Cu) (tedit 54130A77) (tstamp 591EF80D)
+    (at 109.22 88.9)
+    (descr "40-lead dip package, row spacing 15.24 mm (600 mils)")
+    (tags "dil dip 2.54 600")
+    (path /591EEEC4)
+    (fp_text reference U1 (at 7.62 17.78) (layer F.SilkS)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_text value BLUE_PILL (at 7.62 15.24 180) (layer F.Fab)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_line (start -1.05 -2.45) (end -1.05 50.75) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 16.3 -2.45) (end 16.3 50.75) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.05 -2.45) (end 16.3 -2.45) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.05 50.75) (end 16.3 50.75) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 0.135 -2.295) (end 0.135 -1.025) (layer F.SilkS) (width 0.15))
+    (fp_line (start 15.105 -2.295) (end 15.105 -1.025) (layer F.SilkS) (width 0.15))
+    (fp_line (start 15.105 50.555) (end 15.105 49.285) (layer F.SilkS) (width 0.15))
+    (fp_line (start 0.135 50.555) (end 0.135 49.285) (layer F.SilkS) (width 0.15))
+    (fp_line (start 0.135 -2.295) (end 15.105 -2.295) (layer F.SilkS) (width 0.15))
+    (fp_line (start 0.135 50.555) (end 15.105 50.555) (layer F.SilkS) (width 0.15))
+    (fp_line (start 0.135 -1.025) (end -0.8 -1.025) (layer F.SilkS) (width 0.15))
+    (pad 1 thru_hole oval (at 0 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 8 "Net-(U1-Pad1)"))
+    (pad 2 thru_hole oval (at 0 2.54) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 9 "Net-(U1-Pad2)"))
+    (pad 3 thru_hole oval (at 0 5.08) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 10 "Net-(U1-Pad3)"))
+    (pad 4 thru_hole oval (at 0 7.62) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 11 "Net-(U1-Pad4)"))
+    (pad 5 thru_hole oval (at 0 10.16) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 7 /IR_TX))
+    (pad 6 thru_hole oval (at 0 12.7) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 12 /IR_RX))
+    (pad 7 thru_hole oval (at 0 15.24) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 13 /RADIO_TX))
+    (pad 8 thru_hole oval (at 0 17.78) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 4 /RADIO_RX))
+    (pad 9 thru_hole oval (at 0 20.32) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 14 "Net-(U1-Pad9)"))
+    (pad 10 thru_hole oval (at 0 22.86) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 15 "Net-(U1-Pad10)"))
+    (pad 11 thru_hole oval (at 0 25.4) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 16 "Net-(U1-Pad11)"))
+    (pad 12 thru_hole oval (at 0 27.94) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 17 "Net-(U1-Pad12)"))
+    (pad 13 thru_hole oval (at 0 30.48) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 18 "Net-(U1-Pad13)"))
+    (pad 14 thru_hole oval (at 0 33.02) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 19 "Net-(U1-Pad14)"))
+    (pad 15 thru_hole oval (at 0 35.56) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 20 "Net-(U1-Pad15)"))
+    (pad 16 thru_hole oval (at 0 38.1) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 21 "Net-(U1-Pad16)"))
+    (pad 17 thru_hole oval (at 0 40.64) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 22 "Net-(U1-Pad17)"))
+    (pad 18 thru_hole oval (at 0 43.18) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 23 "Net-(U1-Pad18)"))
+    (pad 19 thru_hole oval (at 0 45.72) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 3 GND))
+    (pad 20 thru_hole oval (at 0 48.26) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 3 GND))
+    (pad 21 thru_hole oval (at 15.24 48.26) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 24 "Net-(U1-Pad21)"))
+    (pad 22 thru_hole oval (at 15.24 45.72) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 25 "Net-(U1-Pad22)"))
+    (pad 23 thru_hole oval (at 15.24 43.18) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 26 "Net-(U1-Pad23)"))
+    (pad 24 thru_hole oval (at 15.24 40.64) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 27 "Net-(U1-Pad24)"))
+    (pad 25 thru_hole oval (at 15.24 38.1) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 28 "Net-(U1-Pad25)"))
+    (pad 26 thru_hole oval (at 15.24 35.56) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 40 /DEBUG_TX))
+    (pad 27 thru_hole oval (at 15.24 33.02) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 41 /DEBUG_RX))
+    (pad 28 thru_hole oval (at 15.24 30.48) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 29 "Net-(U1-Pad28)"))
+    (pad 29 thru_hole oval (at 15.24 27.94) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 30 "Net-(U1-Pad29)"))
+    (pad 30 thru_hole oval (at 15.24 25.4) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 31 "Net-(U1-Pad30)"))
+    (pad 31 thru_hole oval (at 15.24 22.86) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 32 "Net-(U1-Pad31)"))
+    (pad 32 thru_hole oval (at 15.24 20.32) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 33 "Net-(U1-Pad32)"))
+    (pad 33 thru_hole oval (at 15.24 17.78) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 34 "Net-(U1-Pad33)"))
+    (pad 34 thru_hole oval (at 15.24 15.24) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 35 "Net-(U1-Pad34)"))
+    (pad 35 thru_hole oval (at 15.24 12.7) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 36 "Net-(U1-Pad35)"))
+    (pad 36 thru_hole oval (at 15.24 10.16) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 37 "Net-(U1-Pad36)"))
+    (pad 37 thru_hole oval (at 15.24 7.62) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 38 "Net-(U1-Pad37)"))
+    (pad 38 thru_hole oval (at 15.24 5.08) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 1 +5V))
+    (pad 39 thru_hole oval (at 15.24 2.54) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 3 GND))
+    (pad 40 thru_hole oval (at 15.24 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 39 "Net-(U1-Pad40)"))
+    (model Housings_DIP.3dshapes/DIP-40_W15.24mm.wrl
+      (at (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (module Pin_Headers:Pin_Header_Straight_1x03 (layer F.Cu) (tedit 0) (tstamp 591EF814)
+    (at 106.68 73.66 90)
+    (descr "Through hole pin header")
+    (tags "pin header")
+    (path /591F00AF)
+    (fp_text reference U2 (at 0 -5.1 90) (layer F.SilkS)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_text value TSOP4838 (at 0 -3.1 90) (layer F.Fab)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_line (start -1.75 -1.75) (end -1.75 6.85) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 1.75 -1.75) (end 1.75 6.85) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.75 6.85) (end 1.75 6.85) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.27 1.27) (end -1.27 6.35) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.27 6.35) (end 1.27 6.35) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.27 6.35) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15))
+    (pad 1 thru_hole rect (at 0 0 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 12 /IR_RX))
+    (pad 2 thru_hole oval (at 0 2.54 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 3 GND))
+    (pad 3 thru_hole oval (at 0 5.08 90) (size 2.032 1.7272) (drill 1.016) (layers *.Cu *.Mask)
+      (net 1 +5V))
+    (model Pin_Headers.3dshapes/Pin_Header_Straight_1x03.wrl
+      (at (xyz 0 -0.1 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 90))
+    )
+  )
+
+  (module Pin_Headers:Pin_Header_Straight_1x02 (layer F.Cu) (tedit 5922A6E2) (tstamp 5922A618)
+    (at 129.54 93.98 180)
+    (descr "Through hole pin header")
+    (tags "pin header")
+    (path /5922A7EE)
+    (fp_text reference P4 (at 0 -5.1 180) (layer F.SilkS)
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_text value POWER (at 0 -3.1 180) (layer F.Fab) hide
+      (effects (font (size 1 1) (thickness 0.15)))
+    )
+    (fp_line (start 1.27 1.27) (end 1.27 3.81) (layer F.SilkS) (width 0.15))
+    (fp_line (start 1.55 -1.55) (end 1.55 0) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.75 -1.75) (end -1.75 4.3) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 1.75 -1.75) (end 1.75 4.3) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.75 -1.75) (end 1.75 -1.75) (layer F.CrtYd) (width 0.05))
+    (fp_line (start -1.75 4.3) (end 1.75 4.3) (layer F.CrtYd) (width 0.05))
+    (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.55 0) (end -1.55 -1.55) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.55 -1.55) (end 1.55 -1.55) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.27 1.27) (end -1.27 3.81) (layer F.SilkS) (width 0.15))
+    (fp_line (start -1.27 3.81) (end 1.27 3.81) (layer F.SilkS) (width 0.15))
+    (pad 1 thru_hole rect (at 0 0 180) (size 2.032 2.032) (drill 1.016) (layers *.Cu *.Mask)
+      (net 1 +5V))
+    (pad 2 thru_hole oval (at 0 2.54 180) (size 2.032 2.032) (drill 1.016) (layers *.Cu *.Mask)
+      (net 3 GND))
+    (model Pin_Headers.3dshapes/Pin_Header_Straight_1x02.wrl
+      (at (xyz 0 -0.05 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 90))
+    )
+  )
+
+  (gr_text USB (at 116.84 137.16) (layer F.SilkS)
+    (effects (font (size 1.5 1.5) (thickness 0.3)))
+  )
+  (gr_line (start 93.98 116.84) (end 86.36 116.84) (layer F.SilkS) (width 0.2))
+  (gr_line (start 93.98 91.44) (end 93.98 116.84) (layer F.SilkS) (width 0.2))
+  (gr_line (start 86.36 91.44) (end 93.98 91.44) (layer F.SilkS) (width 0.2))
+  (gr_line (start 86.36 116.84) (end 86.36 91.44) (layer F.SilkS) (width 0.2))
+  (gr_line (start 104.14 111.76) (end 96.52 111.76) (layer F.SilkS) (width 0.2))
+  (gr_line (start 104.14 81.28) (end 104.14 111.76) (layer F.SilkS) (width 0.2))
+  (gr_line (start 96.52 81.28) (end 104.14 81.28) (layer F.SilkS) (width 0.2))
+  (gr_line (start 96.52 111.76) (end 96.52 81.28) (layer F.SilkS) (width 0.2))
+  (gr_line (start 82 140) (end 132 140) (layer Edge.Cuts) (width 0.15))
+  (gr_line (start 82 70) (end 82 140) (layer Edge.Cuts) (width 0.15))
+  (gr_line (start 132 70) (end 82 70) (layer Edge.Cuts) (width 0.15))
+  (gr_line (start 132 140) (end 132 70) (layer Edge.Cuts) (width 0.15))
+
+  (segment (start 93.98 109.22) (end 99.06 109.22) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 93.98 106.68) (end 93.98 109.22) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 88.9 106.68) (end 93.98 106.68) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 82.55 106.68) (end 88.9 106.68) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 82.55 71.12) (end 82.55 106.68) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 111.76 71.12) (end 82.55 71.12) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 111.76 71.12) (end 111.76 73.66) (width 0.25) (layer B.Cu) (net 1))
+  (segment (start 129.54 71.12) (end 129.484999 71.064999) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 129.484999 71.064999) (end 111.815001 71.064999) (width 0.25) (layer F.Cu) (net 1))
+  (via (at 111.76 71.12) (size 0.6) (drill 0.4) (layers F.Cu B.Cu) (net 1))
+  (segment (start 111.815001 71.064999) (end 111.76 71.12) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 129.54 72.39) (end 129.54 71.12) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 130.881001 93.908999) (end 130.81 93.98) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 130.81 93.98) (end 129.54 93.98) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 130.81 72.39) (end 130.881001 72.461001) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 130.881001 72.461001) (end 130.881001 93.908999) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 129.54 72.39) (end 130.81 72.39) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 129.54 93.98) (end 124.46 93.98) (width 0.25) (layer F.Cu) (net 1))
+  (segment (start 124.46 72.39) (end 127 72.39) (width 0.25) (layer F.Cu) (net 2))
+  (segment (start 109.22 134.62) (end 109.22 137.16) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 127.004 120.65) (end 123.19 120.65) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 123.19 120.65) (end 109.22 134.62) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 129.54 119.38) (end 128.274 119.38) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 128.274 119.38) (end 127.004 120.65) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 85.161001 72.318999) (end 109.22 72.318999) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 109.22 72.318999) (end 120.578981 72.318999) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 109.22 73.66) (end 109.22 72.318999) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 85.09 72.39) (end 85.161001 72.318999) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 120.578981 72.318999) (end 120.57899 72.31899) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 83.82 72.39) (end 85.09 72.39) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 83.82 101.6) (end 83.82 72.39) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 88.9 101.6) (end 83.82 101.6) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 120.65 72.39) (end 120.57899 72.31899) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 120.65 74.93) (end 120.65 72.39) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 129.54 74.93) (end 120.65 74.93) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 129.54 91.44) (end 129.54 74.93) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 124.46 91.44) (end 129.54 91.44) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 88.9 101.6) (end 99.06 101.6) (width 0.25) (layer F.Cu) (net 3))
+  (segment (start 99.06 106.68) (end 109.22 106.68) (width 0.25) (layer F.Cu) (net 4))
+  (segment (start 124.46 80.01) (end 120.65 80.01) (width 0.25) (layer F.Cu) (net 6))
+  (segment (start 116.84 77.47) (end 120.65 77.47) (width 0.25) (layer F.Cu) (net 7))
+  (segment (start 116.84 99.06) (end 116.84 77.47) (width 0.25) (layer F.Cu) (net 7))
+  (segment (start 109.22 99.06) (end 116.84 99.06) (width 0.25) (layer F.Cu) (net 7))
+  (segment (start 106.68 101.6) (end 106.68 73.66) (width 0.25) (layer F.Cu) (net 12))
+  (segment (start 109.22 101.6) (end 106.68 101.6) (width 0.25) (layer F.Cu) (net 12))
+  (segment (start 97.79 105.41) (end 96.52 104.14) (width 0.25) (layer F.Cu) (net 13))
+  (segment (start 96.52 104.14) (end 88.9 104.14) (width 0.25) (layer F.Cu) (net 13))
+  (segment (start 100.33 105.41) (end 97.79 105.41) (width 0.25) (layer F.Cu) (net 13))
+  (segment (start 101.6 104.14) (end 100.33 105.41) (width 0.25) (layer F.Cu) (net 13))
+  (segment (start 109.22 104.14) (end 101.6 104.14) (width 0.25) (layer F.Cu) (net 13))
+  (segment (start 124.46 124.46) (end 129.54 124.46) (width 0.25) (layer F.Cu) (net 40))
+  (segment (start 129.54 121.92) (end 124.46 121.92) (width 0.25) (layer F.Cu) (net 41))
+
+)
diff --git a/pcb/radio-controller-1a/radio-controller-1a.pro b/pcb/radio-controller-1a/radio-controller-1a.pro
new file mode 100644
index 0000000..9e73b5b
--- /dev/null
+++ b/pcb/radio-controller-1a/radio-controller-1a.pro
@@ -0,0 +1,62 @@
+update=fr. 19. mai 2017 kl. 15.06 +0200
+version=1
+last_client=kicad
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[general]
+version=1
+[eeschema]
+version=1
+LibDir=../../thirdparty/trygvis-kicad-schematic-symbols
+[eeschema/libraries]
+LibName1=power
+LibName2=device
+LibName3=transistors
+LibName4=conn
+LibName5=linear
+LibName6=regul
+LibName7=74xx
+LibName8=cmos4000
+LibName9=adc-dac
+LibName10=memory
+LibName11=xilinx
+LibName12=microcontrollers
+LibName13=dsp
+LibName14=microchip
+LibName15=analog_switches
+LibName16=motorola
+LibName17=texas
+LibName18=intel
+LibName19=audio
+LibName20=interface
+LibName21=digital-audio
+LibName22=philips
+LibName23=display
+LibName24=cypress
+LibName25=siliconi
+LibName26=opto
+LibName27=atmel
+LibName28=contrib
+LibName29=valves
+LibName30=ARM-breakouts
+LibName31=TSOP22_TSOP24_TSOP44_TSOP48
diff --git a/pcb/radio-controller-1a/radio-controller-1a.sch b/pcb/radio-controller-1a/radio-controller-1a.sch
new file mode 100644
index 0000000..d7727b8
--- /dev/null
+++ b/pcb/radio-controller-1a/radio-controller-1a.sch
@@ -0,0 +1,459 @@
+EESchema Schematic File Version 2
+LIBS:power
+LIBS:device
+LIBS:transistors
+LIBS:conn
+LIBS:linear
+LIBS:regul
+LIBS:74xx
+LIBS:cmos4000
+LIBS:adc-dac
+LIBS:memory
+LIBS:xilinx
+LIBS:microcontrollers
+LIBS:dsp
+LIBS:microchip
+LIBS:analog_switches
+LIBS:motorola
+LIBS:texas
+LIBS:intel
+LIBS:audio
+LIBS:interface
+LIBS:digital-audio
+LIBS:philips
+LIBS:display
+LIBS:cypress
+LIBS:siliconi
+LIBS:opto
+LIBS:atmel
+LIBS:contrib
+LIBS:valves
+LIBS:ARM-breakouts
+LIBS:TSOP22_TSOP24_TSOP44_TSOP48
+LIBS:radio-controller-1a-cache
+EELAYER 25 0
+EELAYER END
+$Descr A4 11693 8268
+encoding utf-8
+Sheet 1 1
+Title ""
+Date ""
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L CONN_01X04 P2
+U 1 1 591EC627
+P 8000 1950
+F 0 "P2" H 8000 2200 50  0000 C CNN
+F 1 "RADIO_RX" V 8100 1950 50  0000 C CNN
+F 2 "Pin_Headers:Pin_Header_Straight_1x04" H 8000 1950 50  0001 C CNN
+F 3 "" H 8000 1950 50  0000 C CNN
+	1    8000 1950
+	1    0    0    -1  
+$EndComp
+$Comp
+L BLUE_PILL U1
+U 1 1 591EEEC4
+P 4300 3200
+F 0 "U1" H 4300 3400 60  0000 C CNN
+F 1 "BLUE_PILL" H 4300 3000 60  0000 C CNN
+F 2 "Housings_DIP:DIP-40_W15.24mm" H 4300 3650 60  0001 C CNN
+F 3 "http://wiki.stm32duino.com/index.php?title=Blue_Pill" H 4300 1900 60  0001 C CNN
+	1    4300 3200
+	-1   0    0    1   
+$EndComp
+$Comp
+L GND #PWR01
+U 1 1 591EF082
+P 3400 4200
+F 0 "#PWR01" H 3400 3950 50  0001 C CNN
+F 1 "GND" H 3400 4050 50  0000 C CNN
+F 2 "" H 3400 4200 50  0000 C CNN
+F 3 "" H 3400 4200 50  0000 C CNN
+	1    3400 4200
+	1    0    0    -1  
+$EndComp
+Wire Wire Line
+	3400 4000 3400 4200
+Wire Wire Line
+	3500 3900 3400 3900
+Wire Wire Line
+	3400 3900 3400 1900
+$Comp
+L +5V #PWR02
+U 1 1 591EF4A4
+P 3400 1900
+F 0 "#PWR02" H 3400 1750 50  0001 C CNN
+F 1 "+5V" H 3400 2040 50  0000 C CNN
+F 2 "" H 3400 1900 50  0000 C CNN
+F 3 "" H 3400 1900 50  0000 C CNN
+	1    3400 1900
+	1    0    0    -1  
+$EndComp
+$Comp
+L CONN_01X03 P1
+U 1 1 591EF4BE
+P 2300 2800
+F 0 "P1" H 2300 3000 50  0000 C CNN
+F 1 "DEBUG_SERIAL" V 2400 2800 50  0000 C CNN
+F 2 "Pin_Headers:Pin_Header_Straight_1x03" H 2300 2800 50  0001 C CNN
+F 3 "" H 2300 2800 50  0000 C CNN
+	1    2300 2800
+	-1   0    0    -1  
+$EndComp
+Wire Wire Line
+	3500 2700 2500 2700
+Wire Wire Line
+	3500 2800 2500 2800
+Wire Wire Line
+	2500 2900 2600 2900
+Wire Wire Line
+	2600 2900 2600 3000
+$Comp
+L GND #PWR03
+U 1 1 591EF5B1
+P 2600 3000
+F 0 "#PWR03" H 2600 2750 50  0001 C CNN
+F 1 "GND" H 2600 2850 50  0000 C CNN
+F 2 "" H 2600 3000 50  0000 C CNN
+F 3 "" H 2600 3000 50  0000 C CNN
+	1    2600 3000
+	1    0    0    -1  
+$EndComp
+Wire Wire Line
+	7900 4600 7800 4600
+Wire Wire Line
+	7800 4600 7800 4700
+$Comp
+L GND #PWR04
+U 1 1 591EF7F8
+P 7800 4700
+F 0 "#PWR04" H 7800 4450 50  0001 C CNN
+F 1 "GND" H 7800 4550 50  0000 C CNN
+F 2 "" H 7800 4700 50  0000 C CNN
+F 3 "" H 7800 4700 50  0000 C CNN
+	1    7800 4700
+	1    0    0    -1  
+$EndComp
+$Comp
+L +5V #PWR05
+U 1 1 591EF820
+P 7800 4300
+F 0 "#PWR05" H 7800 4150 50  0001 C CNN
+F 1 "+5V" H 7800 4440 50  0000 C CNN
+F 2 "" H 7800 4300 50  0000 C CNN
+F 3 "" H 7800 4300 50  0000 C CNN
+	1    7800 4300
+	1    0    0    -1  
+$EndComp
+Wire Wire Line
+	7800 4300 7800 4400
+Wire Wire Line
+	7800 4400 7900 4400
+Wire Wire Line
+	7900 4500 7500 4500
+Text Label 7500 4500 0    60   ~ 0
+IR_RX
+Wire Wire Line
+	3500 4000 3400 4000
+Wire Wire Line
+	7800 2100 7700 2100
+Wire Wire Line
+	7700 2100 7700 2200
+$Comp
+L GND #PWR06
+U 1 1 591EFA83
+P 7700 2200
+F 0 "#PWR06" H 7700 1950 50  0001 C CNN
+F 1 "GND" H 7700 2050 50  0000 C CNN
+F 2 "" H 7700 2200 50  0000 C CNN
+F 3 "" H 7700 2200 50  0000 C CNN
+	1    7700 2200
+	1    0    0    -1  
+$EndComp
+$Comp
+L +5V #PWR07
+U 1 1 591EFA9F
+P 7700 1700
+F 0 "#PWR07" H 7700 1550 50  0001 C CNN
+F 1 "+5V" H 7700 1840 50  0000 C CNN
+F 2 "" H 7700 1700 50  0000 C CNN
+F 3 "" H 7700 1700 50  0000 C CNN
+	1    7700 1700
+	1    0    0    -1  
+$EndComp
+Wire Wire Line
+	7700 1700 7700 1800
+Wire Wire Line
+	7700 1800 7800 1800
+Wire Wire Line
+	7800 1900 7300 1900
+NoConn ~ 7800 2000
+Text Label 7300 1900 0    60   ~ 0
+RADIO_RX
+$Comp
+L CONN_01X03 P3
+U 1 1 591EFD29
+P 9900 1900
+F 0 "P3" H 9900 2100 50  0000 C CNN
+F 1 "RADIO_TX" V 10000 1900 50  0000 C CNN
+F 2 "Pin_Headers:Pin_Header_Straight_1x03" H 9900 1900 50  0001 C CNN
+F 3 "" H 9900 1900 50  0000 C CNN
+	1    9900 1900
+	1    0    0    -1  
+$EndComp
+Wire Wire Line
+	9700 2000 9600 2000
+Wire Wire Line
+	9600 2000 9600 2100
+$Comp
+L GND #PWR08
+U 1 1 591EFED7
+P 9600 2100
+F 0 "#PWR08" H 9600 1850 50  0001 C CNN
+F 1 "GND" H 9600 1950 50  0000 C CNN
+F 2 "" H 9600 2100 50  0000 C CNN
+F 3 "" H 9600 2100 50  0000 C CNN
+	1    9600 2100
+	1    0    0    -1  
+$EndComp
+$Comp
+L +5V #PWR09
+U 1 1 591EFEF5
+P 9600 1700
+F 0 "#PWR09" H 9600 1550 50  0001 C CNN
+F 1 "+5V" H 9600 1840 50  0000 C CNN
+F 2 "" H 9600 1700 50  0000 C CNN
+F 3 "" H 9600 1700 50  0000 C CNN
+	1    9600 1700
+	1    0    0    -1  
+$EndComp
+Wire Wire Line
+	9600 1700 9600 1800
+Wire Wire Line
+	9600 1800 9700 1800
+Wire Wire Line
+	9200 1900 9700 1900
+Text Label 9200 1900 0    60   ~ 0
+RADIO_TX
+$Comp
+L TSOP4838 U2
+U 1 1 591F00AF
+P 8200 4500
+F 0 "U2" H 8150 4750 60  0000 C CNN
+F 1 "TSOP4838" H 8200 4250 60  0000 C CNN
+F 2 "Pin_Headers:Pin_Header_Straight_1x03" H 7900 4500 60  0001 C CNN
+F 3 "http://www.vishay.com/docs/82459/tsop48.pdf" H 8200 4200 60  0001 C CNN
+	1    8200 4500
+	-1   0    0    -1  
+$EndComp
+$Comp
+L Q_NPN_CBE Q1
+U 1 1 591F01FF
+P 9600 4600
+F 0 "Q1" H 9800 4650 50  0000 L CNN
+F 1 "BC547" H 9800 4550 50  0000 L CNN
+F 2 "Pin_Headers:Pin_Header_Straight_1x03" H 9800 4700 50  0001 C CNN
+F 3 "" H 9600 4600 50  0000 C CNN
+	1    9600 4600
+	1    0    0    -1  
+$EndComp
+$Comp
+L GND #PWR010
+U 1 1 591F02BE
+P 9700 4900
+F 0 "#PWR010" H 9700 4650 50  0001 C CNN
+F 1 "GND" H 9700 4750 50  0000 C CNN
+F 2 "" H 9700 4900 50  0000 C CNN
+F 3 "" H 9700 4900 50  0000 C CNN
+	1    9700 4900
+	1    0    0    -1  
+$EndComp
+Wire Wire Line
+	9700 4900 9700 4800
+$Comp
+L R R1
+U 1 1 591F0315
+P 9700 4150
+F 0 "R1" V 9780 4150 50  0000 C CNN
+F 1 "R" V 9700 4150 50  0000 C CNN
+F 2 "Resistors_ThroughHole:Resistor_Horizontal_RM7mm" V 9630 4150 50  0001 C CNN
+F 3 "" H 9700 4150 50  0000 C CNN
+	1    9700 4150
+	1    0    0    -1  
+$EndComp
+Wire Wire Line
+	9700 4400 9700 4300
+$Comp
+L LED_ALT D1
+U 1 1 591F067E
+P 9700 3750
+F 0 "D1" H 9700 3850 50  0000 C CNN
+F 1 "LED_ALT" H 9700 3650 50  0000 C CNN
+F 2 "LEDs:LED-3MM" H 9700 3750 50  0001 C CNN
+F 3 "" H 9700 3750 50  0000 C CNN
+	1    9700 3750
+	0    1    1    0   
+$EndComp
+Wire Wire Line
+	9700 4000 9700 3900
+Wire Wire Line
+	9700 3600 9700 3500
+$Comp
+L +5V #PWR011
+U 1 1 591F07BE
+P 9700 3500
+F 0 "#PWR011" H 9700 3350 50  0001 C CNN
+F 1 "+5V" H 9700 3640 50  0000 C CNN
+F 2 "" H 9700 3500 50  0000 C CNN
+F 3 "" H 9700 3500 50  0000 C CNN
+	1    9700 3500
+	1    0    0    -1  
+$EndComp
+Wire Wire Line
+	9400 4600 8900 4600
+Text Label 8900 4600 0    60   ~ 0
+IR_TX
+Wire Wire Line
+	5100 3700 5600 3700
+Text Label 5600 3700 2    60   ~ 0
+IR_TX
+Text Label 5600 3600 2    60   ~ 0
+IR_RX
+Wire Wire Line
+	5600 3600 5100 3600
+Wire Wire Line
+	5100 3500 5600 3500
+Wire Wire Line
+	5600 3400 5100 3400
+Text Label 5600 3400 2    60   ~ 0
+RADIO_RX
+Text Label 5600 3500 2    60   ~ 0
+RADIO_TX
+Text Label 2600 2700 0    60   ~ 0
+DEBUG_TX
+Text Label 2600 2800 0    60   ~ 0
+DEBUG_RX
+$Comp
+L CONN_01X02 P4
+U 1 1 5922A7EE
+P 1400 1450
+F 0 "P4" H 1400 1600 50  0000 C CNN
+F 1 "POWER" V 1500 1450 50  0000 C CNN
+F 2 "Pin_Headers:Pin_Header_Straight_1x02" H 1400 1450 50  0001 C CNN
+F 3 "" H 1400 1450 50  0000 C CNN
+	1    1400 1450
+	-1   0    0    -1  
+$EndComp
+$Comp
+L +5V #PWR012
+U 1 1 5922A8F5
+P 1700 1300
+F 0 "#PWR012" H 1700 1150 50  0001 C CNN
+F 1 "+5V" H 1700 1440 50  0000 C CNN
+F 2 "" H 1700 1300 50  0000 C CNN
+F 3 "" H 1700 1300 50  0000 C CNN
+	1    1700 1300
+	1    0    0    -1  
+$EndComp
+Wire Wire Line
+	1600 1400 1900 1400
+Wire Wire Line
+	1700 1400 1700 1300
+$Comp
+L GND #PWR013
+U 1 1 5922AAC4
+P 1700 1600
+F 0 "#PWR013" H 1700 1350 50  0001 C CNN
+F 1 "GND" H 1700 1450 50  0000 C CNN
+F 2 "" H 1700 1600 50  0000 C CNN
+F 3 "" H 1700 1600 50  0000 C CNN
+	1    1700 1600
+	1    0    0    -1  
+$EndComp
+Wire Wire Line
+	1600 1500 2100 1500
+Wire Wire Line
+	1700 1500 1700 1600
+Wire Wire Line
+	5100 2200 5400 2200
+Wire Wire Line
+	5400 2200 5400 2400
+Wire Wire Line
+	5400 2300 5100 2300
+$Comp
+L GND #PWR014
+U 1 1 5922A95C
+P 5400 2400
+F 0 "#PWR014" H 5400 2150 50  0001 C CNN
+F 1 "GND" H 5400 2250 50  0000 C CNN
+F 2 "" H 5400 2400 50  0000 C CNN
+F 3 "" H 5400 2400 50  0000 C CNN
+	1    5400 2400
+	1    0    0    -1  
+$EndComp
+Connection ~ 5400 2300
+NoConn ~ 5100 2500
+NoConn ~ 5100 2400
+$Comp
+L PWR_FLAG #FLG015
+U 1 1 5922AA65
+P 1900 1300
+F 0 "#FLG015" H 1900 1395 50  0001 C CNN
+F 1 "PWR_FLAG" H 1900 1480 50  0001 C CNN
+F 2 "" H 1900 1300 50  0000 C CNN
+F 3 "" H 1900 1300 50  0000 C CNN
+	1    1900 1300
+	1    0    0    -1  
+$EndComp
+Wire Wire Line
+	1900 1400 1900 1300
+Connection ~ 1700 1400
+$Comp
+L PWR_FLAG #FLG016
+U 1 1 5922AB46
+P 2100 1300
+F 0 "#FLG016" H 2100 1395 50  0001 C CNN
+F 1 "PWR_FLAG" H 2100 1480 50  0001 C CNN
+F 2 "" H 2100 1300 50  0000 C CNN
+F 3 "" H 2100 1300 50  0000 C CNN
+	1    2100 1300
+	1    0    0    -1  
+$EndComp
+Connection ~ 1700 1500
+Wire Wire Line
+	2100 1500 2100 1300
+NoConn ~ 3500 2200
+NoConn ~ 3500 2300
+NoConn ~ 3500 2400
+NoConn ~ 3500 2500
+NoConn ~ 3500 2600
+NoConn ~ 3500 2900
+NoConn ~ 3500 3000
+NoConn ~ 3500 3100
+NoConn ~ 3500 3200
+NoConn ~ 3500 3300
+NoConn ~ 3500 3400
+NoConn ~ 3500 3500
+NoConn ~ 3500 3600
+NoConn ~ 3500 3700
+NoConn ~ 3500 3800
+NoConn ~ 3500 4100
+NoConn ~ 5100 4100
+NoConn ~ 5100 4000
+NoConn ~ 5100 3900
+NoConn ~ 5100 3800
+NoConn ~ 5100 3300
+NoConn ~ 5100 3200
+NoConn ~ 5100 3100
+NoConn ~ 5100 3000
+NoConn ~ 5100 2900
+NoConn ~ 5100 2800
+NoConn ~ 5100 2700
+NoConn ~ 5100 2600
+$EndSCHEMATC
diff --git a/thirdparty/trygvis-kicad-footprints.pretty b/thirdparty/trygvis-kicad-footprints.pretty
new file mode 160000
+Subproject bad9045f58e6029b51d593449845cee3f568800
diff --git a/thirdparty/trygvis-kicad-schematic-symbols b/thirdparty/trygvis-kicad-schematic-symbols
new file mode 160000
+Subproject 8ae99320941f540ad4a7b502f5290c4ef45d19f