summaryrefslogtreecommitdiff
path: root/Artix-7/mw/XC7A100T.mw
diff options
context:
space:
mode:
Diffstat (limited to 'Artix-7/mw/XC7A100T.mw')
-rw-r--r--Artix-7/mw/XC7A100T.mw34
1 files changed, 16 insertions, 18 deletions
diff --git a/Artix-7/mw/XC7A100T.mw b/Artix-7/mw/XC7A100T.mw
index 27810fe..4b6cea2 100644
--- a/Artix-7/mw/XC7A100T.mw
+++ b/Artix-7/mw/XC7A100T.mw
@@ -1,5 +1,7 @@
= XC7A100T =
+== Overview ==
+
{|class='wikitable'
!Part number
|[[Part number::XC7A100T]]
@@ -13,38 +15,34 @@
!Distributed RAM
|[[Distributed RAM::1188 kB]]
|-
-!DSP48E1 Slices
-|[[DSP48E1 Slices::240]]
-|-
!RAM blocks
|[[RAM blocks::135]]
|-
-!RAM
+!RAM block size
+|[[RAM block size::36 kB]]
+|-
+!Total RAM
|[[RAM::4860 kB]]
|-
!Clock management tiles
|[[Xilix clock management tiles::6]]
|-
-!PCIe
-|[[PCIe::1]]
-|-
-!GTPs
-|[[GTPs::8]]
-|-
-!XADC Blocks
-|[[XADC Blocks::1]]
-|-
-!IO banks
-|[[IO banks::6]]
-|-
!Available IO
|[[Available IO::300]]
|-
-!RAM block size
-|[[RAM block size::36 kB]]
+!IO banks
+|[[IO banks::6]]
|-
|}
+== Hard cores ==
+
+* [[Has hard core::Gigabit transceiver;8]]
+* [[Has hard core::PCIe;1]]
+* [[Has hard core::PCIe Gen 2;1]]
+* [[Has hard core::XADC;1]]
+* [[Has hard core::DSP48E1 slice;240]]
+
[[Category:Generated]]
[[Category:FPGA Chip]]
[[Category:Artix-7 generated data set]]