diff options
author | Øyvind Harboe <oyvind.harboe@zylin.com> | 2009-10-24 13:06:13 +0200 |
---|---|---|
committer | Øyvind Harboe <oyvind.harboe@zylin.com> | 2009-10-24 13:06:13 +0200 |
commit | 0b436497e047a13ff3dbae46af0eb67376ea5acf (patch) | |
tree | 147f7446df57c6be3c09d3ed1e7037bac78c793a | |
parent | 75cdc8a260e081752698f374d4cd6e97e84eb6cb (diff) | |
download | openocd+libswd-0b436497e047a13ff3dbae46af0eb67376ea5acf.tar.gz openocd+libswd-0b436497e047a13ff3dbae46af0eb67376ea5acf.tar.bz2 openocd+libswd-0b436497e047a13ff3dbae46af0eb67376ea5acf.tar.xz openocd+libswd-0b436497e047a13ff3dbae46af0eb67376ea5acf.zip |
vector_catch and watchpoint TODO items.
-rw-r--r-- | TODO | 6 |
1 files changed, 6 insertions, 0 deletions
@@ -138,6 +138,10 @@ Once the above are completed: - regression: "reset halt" between 729(works) and 788(fails): @par https://lists.berlios.de/pipermail/openocd-development/2009-July/009206.html - ARM7/9: + - clean up "arm9tdmi vector_catch". Should be available for other arm9 + (e.g. arm926ejs) and some(???) arm7 cores. @par +https://lists.berlios.de/pipermail/openocd-development/2009-October/011488.html +https://lists.berlios.de/pipermail/openocd-development/2009-October/011506.html - add reset option to allow programming embedded ice while srst is asserted. Some CPUs will gate the JTAG clock when srst is asserted and in this case, it is necessary to program embedded ice and then assert srst afterwards. @@ -205,6 +209,8 @@ https://lists.berlios.de/pipermail/openocd-development/2009-July/009206.html @section thelistdebug Debugger Support +- add support for masks in watchpoints? @par + https://lists.berlios.de/pipermail/openocd-development/2009-October/011507.html - breakpoints can get lost in some circumstances: @par https://lists.berlios.de/pipermail/openocd-development/2009-June/008853.html - integrate Keil AGDI interface to OpenOCD? (submitted by Dario Vecchio) |