diff options
| author | oharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2008-08-25 13:18:55 +0000 |
|---|---|---|
| committer | oharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2008-08-25 13:18:55 +0000 |
| commit | 52c0037c4f0a93ec87fe6e46ef776580090db624 (patch) | |
| tree | dab20ed5ef1617737e437b586655fe6bf5359df9 | |
| parent | 8044656bf8f40dc5602db7d394fa34c2cc291b20 (diff) | |
| download | openocd+libswd-52c0037c4f0a93ec87fe6e46ef776580090db624.tar.gz openocd+libswd-52c0037c4f0a93ec87fe6e46ef776580090db624.tar.bz2 openocd+libswd-52c0037c4f0a93ec87fe6e46ef776580090db624.tar.xz openocd+libswd-52c0037c4f0a93ec87fe6e46ef776580090db624.zip | |
STR912 uses RCLK if available
git-svn-id: svn://svn.berlios.de/openocd/trunk@967 b42882b7-edfa-0310-969c-e2dbd0fdcd60
| -rw-r--r-- | src/helper/startup.tcl | 12 | ||||
| -rw-r--r-- | src/target/target/str912.cfg | 6 |
2 files changed, 14 insertions, 4 deletions
diff --git a/src/helper/startup.tcl b/src/helper/startup.tcl index e60ad976..1b5c06e2 100644 --- a/src/helper/startup.tcl +++ b/src/helper/startup.tcl @@ -160,4 +160,14 @@ proc ocd_gdb_restart {target_num} { # Fix!!! we're resetting all targets here! Really we should reset only # one target reset halt -}
\ No newline at end of file +} + + +# If RCLK is not supported, use fallback_speed_khz +proc jtag_rclk {fallback_speed_khz} { + if {[catch {jtag_khz 0}]!=0} { + jtag_khz $fallback_speed_khz + } +} + +add_help_text jtag_rclk "fallback_speed_khz - set JTAG speed to RCLK or use fallback speed"
\ No newline at end of file diff --git a/src/target/target/str912.cfg b/src/target/target/str912.cfg index c583a4d6..ca2fb8ca 100644 --- a/src/target/target/str912.cfg +++ b/src/target/target/str912.cfg @@ -2,14 +2,14 @@ # jtag speed. We need to stick to 16kHz until we've finished reset. -jtag_khz 16 +jtag_rclk 16 proc target_0_pre_reset {} { - jtag_khz 16 + jtag_rclk 16 } proc target_0_post_reset {} { # We can increase speed now that we know the target is halted. - jtag_khz 3000 + jtag_rclk 3000 # -- Enable 96K RAM # PFQBC enabled / DTCM & AHB wait-states disabled |