summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorntfreak <ntfreak@b42882b7-edfa-0310-969c-e2dbd0fdcd60>2009-08-07 09:19:06 +0000
committerntfreak <ntfreak@b42882b7-edfa-0310-969c-e2dbd0fdcd60>2009-08-07 09:19:06 +0000
commitad800b1c0224141a6dcebd0b0573417c44a495dd (patch)
tree2f4836b6b99f266e4872f189e268561a436358e3
parent84903467ec1c55c4c754dc2624b2050882baf0b2 (diff)
downloadopenocd+libswd-ad800b1c0224141a6dcebd0b0573417c44a495dd.tar.gz
openocd+libswd-ad800b1c0224141a6dcebd0b0573417c44a495dd.tar.bz2
openocd+libswd-ad800b1c0224141a6dcebd0b0573417c44a495dd.tar.xz
openocd+libswd-ad800b1c0224141a6dcebd0b0573417c44a495dd.zip
Ferdinand Postema [ferdinand@postema.eu]
- fix vector catch issues with certain ARM9 cores - AT91SAM9260 and STR9 git-svn-id: svn://svn.berlios.de/openocd/trunk@2576 b42882b7-edfa-0310-969c-e2dbd0fdcd60
-rw-r--r--src/target/arm7_9_common.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/target/arm7_9_common.c b/src/target/arm7_9_common.c
index dfe045d5..c0018f64 100644
--- a/src/target/arm7_9_common.c
+++ b/src/target/arm7_9_common.c
@@ -1015,6 +1015,9 @@ int arm7_9_assert_reset(target_t *target)
{
/* program vector catch register to catch reset vector */
embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_VEC_CATCH], 0x1);
+
+ /* extra runtest added as issues were found with certain ARM9 cores (maybe more) - AT91SAM9260 and STR9 */
+ jtag_add_runtest(1, jtag_get_end_state());
}
else
{