summaryrefslogtreecommitdiff
path: root/Doxyfile.in
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-11-24 01:27:21 -0800
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-11-24 01:27:21 -0800
commitbf3abc48f008e0a0c0e42b943481872599463af6 (patch)
tree80c502716aaa11bca30689a1938c6385a1a89a24 /Doxyfile.in
parent5eb893ec41c8c6cf6499558b6fed826b65e18a16 (diff)
downloadopenocd+libswd-bf3abc48f008e0a0c0e42b943481872599463af6.tar.gz
openocd+libswd-bf3abc48f008e0a0c0e42b943481872599463af6.tar.bz2
openocd+libswd-bf3abc48f008e0a0c0e42b943481872599463af6.tar.xz
openocd+libswd-bf3abc48f008e0a0c0e42b943481872599463af6.zip
ARM11: use standard single step simulation
The previous stuff was needed because the ARM11 code wasn't using the standard ARM base type and register access ... but now those mechanisms work, so we can switch out that special-purpose glue. This should resolve all the "FIXME -- handle Thumb single stepping" comments too, and properly handle the processor's mode. (Modulo the issue that this code doesn't yet handle two-byte breakpoints.) Clarify the comments about the the hardware single stepping. When we eventually share breakpoint code with Cortex-A8, we can just make that be the default on cores which support it. We may still want an override command, not just to facilitate testing but to cope with "instruction address mismatch" not quite being true single-step. Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'Doxyfile.in')
0 files changed, 0 insertions, 0 deletions