diff options
| author | David Brownell <dbrownell@users.sourceforge.net> | 2010-01-22 22:49:42 -0800 |
|---|---|---|
| committer | David Brownell <dbrownell@users.sourceforge.net> | 2010-01-22 22:49:42 -0800 |
| commit | 82c3c47825b25012fef60df0a8a89110337cd40d (patch) | |
| tree | 68210eb01a431230a317dc21b725221cd4faa39d /NEWS | |
| parent | b7fa16eeacb368dca8862168088bc6c491f0ffb1 (diff) | |
| download | openocd+libswd-82c3c47825b25012fef60df0a8a89110337cd40d.tar.gz openocd+libswd-82c3c47825b25012fef60df0a8a89110337cd40d.tar.bz2 openocd+libswd-82c3c47825b25012fef60df0a8a89110337cd40d.tar.xz openocd+libswd-82c3c47825b25012fef60df0a8a89110337cd40d.zip | |
NEWS updates
Summarize most ARM11 and Cortex-A8 updates as "acting much more
like other ARMs", and mention code sharing.
Clarify a few other points, including support for "reset-assert"
on all ARMs except Cortex-M (which doesn't exactly need it).
Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'NEWS')
| -rw-r--r-- | NEWS | 26 |
1 files changed, 15 insertions, 11 deletions
@@ -13,25 +13,29 @@ Target Layer: General - new "reset-assert" event, for systems without SRST ARM + - supports "reset-assert" event (except on Cortex-M3) - renamed "armv4_5" command prefix as "arm" - recognize TrustZone "Secure Monitor" mode - "arm regs" command output changed - register names use "sp" not "r13" - add top-level "mcr" and "mrc" commands, replacing various core-specific operations - - basic semihosting support + - basic semihosting support (ARM7/ARM9 only, for now) ARM11 - - Preliminary ETM and ETB hookup - - accelerated "flash erase_check" - - accelerated GDB memory checksum - - support "arm regs" command - - can access all core modes and registers - - watchpoint support + - Should act much more like other ARM cores: + * Preliminary ETM and ETB hookup + * accelerated "flash erase_check" + * accelerated GDB memory checksum + * support "arm regs" command + * can access all core modes and registers + * watchpoint support + - Shares some core debug code with Cortex-A8 Cortex-A8 - - support "arm regs" command - - can access all core modes and registers - - supports "reset-assert" event (used on OMAP3530) - - watchpoint support + - Should act much more like other ARM cores: + * support "arm regs" command + * can access all core modes and registers + * watchpoint support + - Shares some core debug code with ARM11 Cortex-M3 - Exposed DWT registers like cycle counter - vector_catch settings not clobbered by resets |