summaryrefslogtreecommitdiff
path: root/TODO
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-10-25 16:30:30 -0700
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-10-25 16:30:30 -0700
commit0cac8b67be5c6f6f5b2bc3a86f78d4d02e364792 (patch)
treea83005ef42734145c9481793d63a65aff212b90f /TODO
parenta07422c26cb0a659c7615d6c0aa2cf09d8a48829 (diff)
downloadopenocd+libswd-0cac8b67be5c6f6f5b2bc3a86f78d4d02e364792.tar.gz
openocd+libswd-0cac8b67be5c6f6f5b2bc3a86f78d4d02e364792.tar.bz2
openocd+libswd-0cac8b67be5c6f6f5b2bc3a86f78d4d02e364792.tar.xz
openocd+libswd-0cac8b67be5c6f6f5b2bc3a86f78d4d02e364792.zip
minor fixes to TODO list
Diffstat (limited to 'TODO')
-rw-r--r--TODO10
1 files changed, 5 insertions, 5 deletions
diff --git a/TODO b/TODO
index 611bdd3c..6f9c7494 100644
--- a/TODO
+++ b/TODO
@@ -78,6 +78,10 @@ There are some known bugs to fix in JTAG adapter drivers:
- usbprog.c
- vsllink.c
- rlink/rlink.c
+- bug: USBprog is broken with new tms sequence; it needs 7-clock cycles.
+ Fix promised from Peter Denison openwrt at marshadder.org
+ Workaround: use "tms_sequence long" @par
+ https://lists.berlios.de/pipermail/openocd-development/2009-July/009426.html
The following tasks have been suggeted for improving OpenOCD's JTAG
interface support:
@@ -131,10 +135,6 @@ Once the above are completed:
- general layer cleanup: @par
https://lists.berlios.de/pipermail/openocd-development/2009-May/006590.html
-- bug: either USBprog is broken with new tms sequence or there is a general
- problem with XScale and the new tms sequence. Workaround: use "tms_sequence long"
- @par
- https://lists.berlios.de/pipermail/openocd-development/2009-July/009426.html
- regression: "reset halt" between 729(works) and 788(fails): @par
https://lists.berlios.de/pipermail/openocd-development/2009-July/009206.html
- ARM7/9:
@@ -144,7 +144,7 @@ https://lists.berlios.de/pipermail/openocd-development/2009-October/011506.html
- add reset option to allow programming embedded ice while srst is asserted.
Some CPUs will gate the JTAG clock when srst is asserted and in this case,
it is necessary to program embedded ice and then assert srst afterwards.
-- ARM923EJS:
+- ARM926EJS:
- reset run/halt/step is not robust; needs testing to map out problems.
- ARM11 improvements (MB?)
- add support for asserting srst to reset the core.