diff options
author | zwelch <zwelch@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2009-07-15 23:39:37 +0000 |
---|---|---|
committer | zwelch <zwelch@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2009-07-15 23:39:37 +0000 |
commit | 309870e414548e3cd6634819490239a2efb85a0e (patch) | |
tree | 9b17f5fa85b726ebea6176032ae790c1a86cdd99 /doc | |
parent | 2ff59c9aafe2254b13250f269b2efb87f8b73109 (diff) | |
download | openocd+libswd-309870e414548e3cd6634819490239a2efb85a0e.tar.gz openocd+libswd-309870e414548e3cd6634819490239a2efb85a0e.tar.bz2 openocd+libswd-309870e414548e3cd6634819490239a2efb85a0e.tar.xz openocd+libswd-309870e414548e3cd6634819490239a2efb85a0e.zip |
David Brownell <david-b@pacbell.net>:
Initial support for disassembling Thumb2 code. This works only for
Cortex-M3 cores so far. Eventually other cores will also need Thumb2
support ... but they don't yet support any kind of disassembly.
- Update the 16-bit Thumb decoder:
* Understand CPS, REV*, SETEND, {U,S}XT{B,H} opcodes added
by ARMv6. (It already seems to treat CPY as MOV.)
* Understand CB, CBNZ, WFI, IT, and other opcodes added by
in Thumb2.
- A new Thumb2 instruction decode routine is provided.
* This has a different signature: pass the target, not the
instruction, so it can fetch a second halfword when needed.
The instruction size is likewise returned to the caller.
* 32-bit instructions are recognized but not yet decoded.
- Start using the current "UAL" syntax in some cases. "SWI" is
renamed as "SVC"; "LDMIA" as "LDM"; "STMIA" as "STM".
- Define a new "cortex_m3 disassemble addr count" command to give
access to this disassembly.
Sanity checked against "objdump -d" output; a bunch of the new
instructions checked out fine.
git-svn-id: svn://svn.berlios.de/openocd/trunk@2530 b42882b7-edfa-0310-969c-e2dbd0fdcd60
Diffstat (limited to 'doc')
-rw-r--r-- | doc/openocd.texi | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/doc/openocd.texi b/doc/openocd.texi index f9703731..18077ccd 100644 --- a/doc/openocd.texi +++ b/doc/openocd.texi @@ -5003,6 +5003,11 @@ If @var{value} is defined, first assigns that. @subsection Cortex-M3 specific commands @cindex Cortex-M3 +@deffn Command {cortex_m3 disassemble} address count +@cindex disassemble +Disassembles @var{count} Thumb2 instructions starting at @var{address}. +@end deffn + @deffn Command {cortex_m3 maskisr} (@option{on}|@option{off}) Control masking (disabling) interrupts during target step/resume. @end deffn |