diff options
| author | David Brownell <dbrownell@users.sourceforge.net> | 2009-12-02 22:57:07 -0800 |
|---|---|---|
| committer | David Brownell <dbrownell@users.sourceforge.net> | 2009-12-02 23:08:42 -0800 |
| commit | 7e18d96d03e39ef55c0b1d420b53247a29fef24b (patch) | |
| tree | 95a502ecf96d3ea9045184a6f001298aaffb0702 /src/target/arm11.h | |
| parent | 6ec5b9c674489b4bd257c41142f100401c8d2025 (diff) | |
| download | openocd+libswd-7e18d96d03e39ef55c0b1d420b53247a29fef24b.tar.gz openocd+libswd-7e18d96d03e39ef55c0b1d420b53247a29fef24b.tar.bz2 openocd+libswd-7e18d96d03e39ef55c0b1d420b53247a29fef24b.tar.xz openocd+libswd-7e18d96d03e39ef55c0b1d420b53247a29fef24b.zip | |
ARM11: don't expose RDTR
Don't expose the RDTR register through the register cache any
more. If anyone wants Tcl scripts to be able to use DCC based
communication with app code in the target, this wouldn't do it.
Bugfix: don't trust the Tcl-accessible version of DSCR to
flag whether RDTR needs to be restored when resuming.
Diffstat (limited to 'src/target/arm11.h')
| -rw-r--r-- | src/target/arm11.h | 5 |
1 files changed, 4 insertions, 1 deletions
diff --git a/src/target/arm11.h b/src/target/arm11.h index e5c92def..cde6c787 100644 --- a/src/target/arm11.h +++ b/src/target/arm11.h @@ -26,7 +26,7 @@ #include "armv4_5.h" #include "arm_dpm.h" -#define ARM11_REGCACHE_COUNT 3 +#define ARM11_REGCACHE_COUNT 2 #define ARM11_TAP_DEFAULT TAP_INVALID @@ -62,6 +62,9 @@ struct arm11_common uint32_t last_dscr; /**< Last retrieved DSCR value; Use only for debug message generation */ + uint32_t saved_rdtr; + + bool is_rdtr_saved; bool simulate_reset_on_next_halt; /**< Perform cleanups of the ARM state on next halt */ /** \name Shadow registers to save debug state */ |