summaryrefslogtreecommitdiff
path: root/src/target/armv4_5.h
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-11-18 13:22:27 -0800
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-11-18 13:22:27 -0800
commitbbebfd9e134ec84a29dd68bc3661ead57435a4c3 (patch)
treedb209d49fd8d9c6f41e104d1b1af7c19419584c6 /src/target/armv4_5.h
parent9b1f9810b090958bb4a669034173a01683c6e3e9 (diff)
downloadopenocd+libswd-bbebfd9e134ec84a29dd68bc3661ead57435a4c3.tar.gz
openocd+libswd-bbebfd9e134ec84a29dd68bc3661ead57435a4c3.tar.bz2
openocd+libswd-bbebfd9e134ec84a29dd68bc3661ead57435a4c3.tar.xz
openocd+libswd-bbebfd9e134ec84a29dd68bc3661ead57435a4c3.zip
ARM: add "core_type" field to "struct arm"
It's used to flag cores with the "TrustZone" extension, and is used in subsequent patches to set up support for the registers shadowed by its new secure monitor mode. The ARM1176 and Cortex-A8 both support this new mode. Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'src/target/armv4_5.h')
-rw-r--r--src/target/armv4_5.h10
1 files changed, 9 insertions, 1 deletions
diff --git a/src/target/armv4_5.h b/src/target/armv4_5.h
index 81eac476..f9aa4baf 100644
--- a/src/target/armv4_5.h
+++ b/src/target/armv4_5.h
@@ -89,7 +89,15 @@ struct arm
int common_magic;
struct reg_cache *core_cache;
- int /* armv4_5_mode */ core_mode;
+ /**
+ * Indicates what registers are in the ARM state core register set.
+ * ARMV4_5_MODE_ANY indicates the standard set of 37 registers,
+ * seen on for example ARM7TDMI cores. ARM_MODE_MON indicates three
+ * more registers are shadowed, for "Secure Monitor" mode.
+ */
+ enum armv4_5_mode core_type;
+
+ enum armv4_5_mode core_mode;
enum armv4_5_state core_state;
/** Flag reporting unavailability of the BKPT instruction. */