summaryrefslogtreecommitdiff
path: root/src/target/cortex_m3.c
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-11-28 10:40:26 -0800
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-11-28 10:40:26 -0800
commitacbe054a38a45432f5948026e1e9258b4e2910c2 (patch)
tree126e4c5fbe6d3d8261e994171f7f45855bf59a16 /src/target/cortex_m3.c
parent68889ea02f28bfd61f0b4b85aad4b0bf8826a947 (diff)
downloadopenocd+libswd-acbe054a38a45432f5948026e1e9258b4e2910c2.tar.gz
openocd+libswd-acbe054a38a45432f5948026e1e9258b4e2910c2.tar.bz2
openocd+libswd-acbe054a38a45432f5948026e1e9258b4e2910c2.tar.xz
openocd+libswd-acbe054a38a45432f5948026e1e9258b4e2910c2.zip
target: uplevel add_{break,watch}point() error checks
In target_type.h it's documented that the target must be halted for add_breakpoint() ... and with slight ambiguity, also for its add_watchpoint() sibling. So rather than verifying that constraint in the CPU drivers, do it in the target_add_{break,watch}point() routines. Add minor paranoia on the remove_*point() paths too: save the return value, and print it out in in the LOG_DEBUG message in case it's nonzero. Note that with some current cores, like all ARMv7 ones I've looked at, there's no technical issue preventing watchpoint or breakpoint add/remove operations on active cores. This model seems deeply wired into OpenOCD though. ALSO: the ARM targets were fairly "good" about enforcing that constraint themselves. The MIPS ones were relied on other code to catch such stuff, but it's not clear such code existed ... keep an eye out for new issues on MIPS. Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'src/target/cortex_m3.c')
-rw-r--r--src/target/cortex_m3.c7
1 files changed, 0 insertions, 7 deletions
diff --git a/src/target/cortex_m3.c b/src/target/cortex_m3.c
index 7cfe540a..ad59c785 100644
--- a/src/target/cortex_m3.c
+++ b/src/target/cortex_m3.c
@@ -1141,13 +1141,6 @@ cortex_m3_add_watchpoint(struct target *target, struct watchpoint *watchpoint)
{
struct cortex_m3_common *cortex_m3 = target_to_cm3(target);
- /* REVISIT why check? DWT can be updated with core running ... */
- if (target->state != TARGET_HALTED)
- {
- LOG_WARNING("target not halted");
- return ERROR_TARGET_NOT_HALTED;
- }
-
if (cortex_m3->dwt_comp_available < 1)
{
LOG_DEBUG("no comparators?");