diff options
| author | ntfreak <ntfreak@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2008-03-22 10:30:00 +0000 |
|---|---|---|
| committer | ntfreak <ntfreak@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2008-03-22 10:30:00 +0000 |
| commit | f669c50fc9e4d3b54ce6830e46faa055a8dfe4f9 (patch) | |
| tree | ce9146207010198e35aa892b7bd8ef23e63d4ff7 /src/target/cortex_m3.c | |
| parent | 4622cb15a9f77c282b1544e5092346bd54dd3a48 (diff) | |
| download | openocd+libswd-f669c50fc9e4d3b54ce6830e46faa055a8dfe4f9.tar.gz openocd+libswd-f669c50fc9e4d3b54ce6830e46faa055a8dfe4f9.tar.bz2 openocd+libswd-f669c50fc9e4d3b54ce6830e46faa055a8dfe4f9.tar.xz openocd+libswd-f669c50fc9e4d3b54ce6830e46faa055a8dfe4f9.zip | |
- changed jtag_add_reset errors to warnings
- removed extra jtag reset warnings from arm7_9 and cortex_m3
git-svn-id: svn://svn.berlios.de/openocd/trunk@520 b42882b7-edfa-0310-969c-e2dbd0fdcd60
Diffstat (limited to 'src/target/cortex_m3.c')
| -rw-r--r-- | src/target/cortex_m3.c | 19 |
1 files changed, 11 insertions, 8 deletions
diff --git a/src/target/cortex_m3.c b/src/target/cortex_m3.c index d7603678..0209f0f4 100644 --- a/src/target/cortex_m3.c +++ b/src/target/cortex_m3.c @@ -731,7 +731,6 @@ int cortex_m3_assert_reset(target_t *target) { if (retval == ERROR_JTAG_RESET_CANT_SRST) { - WARNING("can't assert srst"); return retval; } else @@ -745,7 +744,6 @@ int cortex_m3_assert_reset(target_t *target) { if (retval == ERROR_JTAG_RESET_WOULD_ASSERT_TRST) { - WARNING("srst resets test logic, too"); retval = jtag_add_reset(1, 1); } } @@ -756,13 +754,11 @@ int cortex_m3_assert_reset(target_t *target) { if (retval == ERROR_JTAG_RESET_WOULD_ASSERT_TRST) { - WARNING("srst resets test logic, too"); retval = jtag_add_reset(1, 1); } if (retval == ERROR_JTAG_RESET_CANT_SRST) { - WARNING("can't assert srsrt"); return retval; } else if (retval != ERROR_OK) @@ -1136,16 +1132,16 @@ int cortex_m3_load_core_reg_u32(struct target_s *target, enum armv7m_regtype typ ERROR("JTAG failure %i",retval); return ERROR_JTAG_DEVICE_ERROR; } - /* DEBUG("load from core reg %i value 0x%x",num,*value); */ + DEBUG("load from core reg %i value 0x%x",num,*value); } else if (type == ARMV7M_REGISTER_CORE_SP) /* Special purpose core register */ { /* read other registers */ - /* cortex_m3_MRS(struct target_s *target, int num, u32* value) */ u32 savedram; u32 SYSm; u32 instr; SYSm = num & 0x1F; + ahbap_read_system_u32(swjdp, 0x20000000, &savedram); instr = ARMV7M_T_MRS(0, SYSm); ahbap_write_system_u32(swjdp, 0x20000000, ARMV7M_T_MRS(0, SYSm)); @@ -1158,7 +1154,10 @@ int cortex_m3_load_core_reg_u32(struct target_s *target, enum armv7m_regtype typ swjdp_transaction_endcheck(swjdp); DEBUG("load from special reg %i value 0x%x", SYSm, *value); } - else return ERROR_INVALID_ARGUMENTS; + else + { + return ERROR_INVALID_ARGUMENTS; + } return ERROR_OK; } @@ -1190,6 +1189,7 @@ int cortex_m3_store_core_reg_u32(struct target_s *target, enum armv7m_regtype ty u32 SYSm; u32 instr; SYSm = num & 0x1F; + ahbap_read_system_u32(swjdp, 0x20000000, &savedram); instr = ARMV7M_T_MSR(SYSm, 0); ahbap_write_system_u32(swjdp, 0x20000000, ARMV7M_T_MSR(SYSm, 0)); @@ -1203,7 +1203,10 @@ int cortex_m3_store_core_reg_u32(struct target_s *target, enum armv7m_regtype ty swjdp_transaction_endcheck(swjdp); DEBUG("write special reg %i value 0x%x ", SYSm, value); } - else return ERROR_INVALID_ARGUMENTS; + else + { + return ERROR_INVALID_ARGUMENTS; + } return ERROR_OK; } |