summaryrefslogtreecommitdiff
path: root/src/target/mips32.c
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-11-13 16:22:36 -0800
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-11-13 16:22:36 -0800
commit04b514707f221ba00ae789e69f6f8047af96125d (patch)
tree568a7eb1c0368cdf8aadd69e27bb99f570bc130c /src/target/mips32.c
parent38e8d60f79fd51424c556e07653713254c2d9b4e (diff)
downloadopenocd+libswd-04b514707f221ba00ae789e69f6f8047af96125d.tar.gz
openocd+libswd-04b514707f221ba00ae789e69f6f8047af96125d.tar.bz2
openocd+libswd-04b514707f221ba00ae789e69f6f8047af96125d.tar.xz
openocd+libswd-04b514707f221ba00ae789e69f6f8047af96125d.zip
target: remove unused "bitfield" infrastructure
We have too many different registers, and too many version and context dependent interpretations, for this type of bitfield management to be scalable. (Anyone who really wants bitfield interpretation *can* do that in Tcl code...) There are ... quite a few copies of the same ARM dummy registers. There should eventually be one copy; this many is craziness. Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'src/target/mips32.c')
-rw-r--r--src/target/mips32.c10
1 files changed, 7 insertions, 3 deletions
diff --git a/src/target/mips32.c b/src/target/mips32.c
index fe22dd57..6432a903 100644
--- a/src/target/mips32.c
+++ b/src/target/mips32.c
@@ -90,7 +90,13 @@ uint8_t mips32_gdb_dummy_fp_value[] = {0, 0, 0, 0};
struct reg mips32_gdb_dummy_fp_reg =
{
- "GDB dummy floating-point register", mips32_gdb_dummy_fp_value, 0, 1, 32, NULL, 0, NULL, 0
+ .name = "GDB dummy floating-point register",
+ .value = mips32_gdb_dummy_fp_value,
+ .dirty = 0,
+ .valid = 1,
+ .size = 32,
+ .arch_info = NULL,
+ .arch_type = 0,
};
int mips32_core_reg_arch_type = -1;
@@ -306,8 +312,6 @@ struct reg_cache *mips32_build_reg_cache(struct target *target)
reg_list[i].value = calloc(1, 4);
reg_list[i].dirty = 0;
reg_list[i].valid = 0;
- reg_list[i].bitfield_desc = NULL;
- reg_list[i].num_bitfields = 0;
reg_list[i].arch_type = mips32_core_reg_arch_type;
reg_list[i].arch_info = &arch_info[i];
}