summaryrefslogtreecommitdiff
path: root/src/target
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-11-28 14:19:45 -0800
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-11-28 14:19:45 -0800
commita398c85de748effa1ac2ea7f75cee127e1ddcd5b (patch)
tree70178edb67f0541cde55621058dd2242cb90f4d4 /src/target
parent01f93137c4c9d2aedd57a715be46d2809c316811 (diff)
downloadopenocd+libswd-a398c85de748effa1ac2ea7f75cee127e1ddcd5b.tar.gz
openocd+libswd-a398c85de748effa1ac2ea7f75cee127e1ddcd5b.tar.bz2
openocd+libswd-a398c85de748effa1ac2ea7f75cee127e1ddcd5b.tar.xz
openocd+libswd-a398c85de748effa1ac2ea7f75cee127e1ddcd5b.zip
Cortex-M3: don't chain "struct arm" commands
Those commands presume support for the "classic" set of CPU modes (FIQ, supervisor, IRQ, etc) ... which aren't supported by the ARMv7-M or ARMv6-M architectures. They also presume a "struct arm" base type, which this code doesn't use. We haven't cleaned up the register handling enough to be able to share any of those "base" methods. Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'src/target')
-rw-r--r--src/target/cortex_m3.c3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/target/cortex_m3.c b/src/target/cortex_m3.c
index ad59c785..195a3b9a 100644
--- a/src/target/cortex_m3.c
+++ b/src/target/cortex_m3.c
@@ -1931,9 +1931,6 @@ static const struct command_registration cortex_m3_exec_command_handlers[] = {
};
static const struct command_registration cortex_m3_command_handlers[] = {
{
- .chain = arm_command_handlers,
- },
- {
.chain = armv7m_command_handlers,
},
{