diff options
| author | oharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2008-10-14 06:26:33 +0000 |
|---|---|---|
| committer | oharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2008-10-14 06:26:33 +0000 |
| commit | 4fa359b53d2681f6f5851291556a7266a97968b2 (patch) | |
| tree | 8366f5586a3d9c08e3076e1a0908ac20370ef211 /src | |
| parent | 539527ab74f73bfd27d055d7ca20d30176be5e17 (diff) | |
| download | openocd+libswd-4fa359b53d2681f6f5851291556a7266a97968b2.tar.gz openocd+libswd-4fa359b53d2681f6f5851291556a7266a97968b2.tar.bz2 openocd+libswd-4fa359b53d2681f6f5851291556a7266a97968b2.tar.xz openocd+libswd-4fa359b53d2681f6f5851291556a7266a97968b2.zip | |
John McCarthy <jgmcc@magma.ca> two patches add a mips_m4k target option (ejtag_reset) to cause a reset command to use the EJTAG Peripheral and System Reset in addition to srst. This is for targets like the wrt54gl which do not connect the
srst to a system reset (I believe it just goes to a GPIO).
git-svn-id: svn://svn.berlios.de/openocd/trunk@1050 b42882b7-edfa-0310-969c-e2dbd0fdcd60
Diffstat (limited to 'src')
| -rw-r--r-- | src/target/mips_m4k.c | 23 |
1 files changed, 15 insertions, 8 deletions
diff --git a/src/target/mips_m4k.c b/src/target/mips_m4k.c index be7f59ec..04c9a1ef 100644 --- a/src/target/mips_m4k.c +++ b/src/target/mips_m4k.c @@ -256,14 +256,21 @@ int mips_m4k_assert_reset(target_t *target) mips_ejtag_set_instr(ejtag_info, EJTAG_INST_NORMALBOOT, NULL); } - /* here we should issue a srst only, but we may have to assert trst as well */ - if (jtag_reset_config & RESET_SRST_PULLS_TRST) - { - jtag_add_reset(1, 1); - } - else - { - jtag_add_reset(0, 1); + if (strcmp(target->variant, "ejtag_srst") == 0) { + u32 ejtag_ctrl = ejtag_info->ejtag_ctrl | EJTAG_CTRL_PRRST | EJTAG_CTRL_PERRST; + LOG_DEBUG("Using EJTAG reset (PRRST) to reset processor..."); + mips_ejtag_set_instr(ejtag_info, EJTAG_INST_CONTROL, NULL); + mips_ejtag_drscan_32(ejtag_info, &ejtag_ctrl); + } else { + /* here we should issue a srst only, but we may have to assert trst as well */ + if (jtag_reset_config & RESET_SRST_PULLS_TRST) + { + jtag_add_reset(1, 1); + } + else + { + jtag_add_reset(0, 1); + } } target->state = TARGET_RESET; |