diff options
| author | Øyvind Harboe <oyvind.harboe@zylin.com> | 2009-10-26 14:08:43 +0100 |
|---|---|---|
| committer | Øyvind Harboe <oyvind.harboe@zylin.com> | 2009-11-23 14:02:03 +0100 |
| commit | eeb4276deb5c3ba6621b8121d460bc50857c8d53 (patch) | |
| tree | 3bf119d3f224b903030dc9a0500494e588f5be2c /tcl | |
| parent | b8b1353dd798d4aa811cdccc8eb2d6b41c1090d4 (diff) | |
| download | openocd+libswd-eeb4276deb5c3ba6621b8121d460bc50857c8d53.tar.gz openocd+libswd-eeb4276deb5c3ba6621b8121d460bc50857c8d53.tar.bz2 openocd+libswd-eeb4276deb5c3ba6621b8121d460bc50857c8d53.tar.xz openocd+libswd-eeb4276deb5c3ba6621b8121d460bc50857c8d53.zip | |
arm926ejs: retire cp15 commands, handled by mrc/mcr.
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
Diffstat (limited to 'tcl')
| -rw-r--r-- | tcl/board/dm355evm.cfg | 2 | ||||
| -rw-r--r-- | tcl/board/openrd.cfg | 2 | ||||
| -rw-r--r-- | tcl/board/sheevaplug.cfg | 2 |
3 files changed, 3 insertions, 3 deletions
diff --git a/tcl/board/dm355evm.cfg b/tcl/board/dm355evm.cfg index 1f814b2b..2e298b7e 100644 --- a/tcl/board/dm355evm.cfg +++ b/tcl/board/dm355evm.cfg @@ -182,7 +182,7 @@ proc dm355evm_init {} { ######################## # turn on icache - set I bit in cp15 register c1 - arm926ejs cp15 0 0 1 0 0x00051078 + mcr 0 0 1 0 0x00051078 } # NAND -- socket has two chipselects, MT29F16G08FAA puts 1GByte on each one. diff --git a/tcl/board/openrd.cfg b/tcl/board/openrd.cfg index e8784d40..4bc708da 100644 --- a/tcl/board/openrd.cfg +++ b/tcl/board/openrd.cfg @@ -29,7 +29,7 @@ proc openrd_init { } { jtag_reset 0 0 wait_halt - arm926ejs cp15 0 0 1 0 0x00052078 + mcr 0 0 1 0 0x00052078 mww 0xD0001400 0x43000C30 # DDR SDRAM Configuration Register mww 0xD0001404 0x37543000 # Dunit Control Low Register diff --git a/tcl/board/sheevaplug.cfg b/tcl/board/sheevaplug.cfg index afd621a7..8e8396d7 100644 --- a/tcl/board/sheevaplug.cfg +++ b/tcl/board/sheevaplug.cfg @@ -29,7 +29,7 @@ proc sheevaplug_init { } { jtag_reset 0 0 wait_halt - arm926ejs cp15 0 0 1 0 0x00052078 + mcr 0 0 1 0 0x00052078 mww 0xD0001400 0x43000C30 # DDR SDRAM Configuration Register mww 0xD0001404 0x39543000 # Dunit Control Low Register |