summaryrefslogtreecommitdiff
path: root/testing/examples/SAM7S256Test/prj
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-12-16 14:17:31 -0800
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-12-16 14:17:31 -0800
commitf85dc92d2a2b336f9844c0eddcdf4df4c0dc9fbf (patch)
treeb7a99230b8d440038e61efe8a006800523a1c1f0 /testing/examples/SAM7S256Test/prj
parent47998a55e0f66d513b52f7851901bc79bc1f7213 (diff)
downloadopenocd+libswd-f85dc92d2a2b336f9844c0eddcdf4df4c0dc9fbf.tar.gz
openocd+libswd-f85dc92d2a2b336f9844c0eddcdf4df4c0dc9fbf.tar.bz2
openocd+libswd-f85dc92d2a2b336f9844c0eddcdf4df4c0dc9fbf.tar.xz
openocd+libswd-f85dc92d2a2b336f9844c0eddcdf4df4c0dc9fbf.zip
stellaris: avoid chip writes
Previously "reading" clock info (and part info) also, as a side effect, wrote the flash timing register. Instead, be more safe: "reading" should only read. Write paths still refresh timing, coping with changes the application code may have made. Also rename the routine which sets flash timing, indicating what it's really doing; it's got nothing to do with a "mode". Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'testing/examples/SAM7S256Test/prj')
0 files changed, 0 insertions, 0 deletions