summaryrefslogtreecommitdiff
path: root/src/flash/nand/s3c24xx.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/flash/nand/s3c24xx.h')
-rw-r--r--src/flash/nand/s3c24xx.h84
1 files changed, 84 insertions, 0 deletions
diff --git a/src/flash/nand/s3c24xx.h b/src/flash/nand/s3c24xx.h
new file mode 100644
index 00000000..38057b27
--- /dev/null
+++ b/src/flash/nand/s3c24xx.h
@@ -0,0 +1,84 @@
+/***************************************************************************
+ * Copyright (C) 2007, 2008 by Ben Dooks *
+ * ben@fluff.org *
+ * *
+ * This program is free software; you can redistribute it and/or modify *
+ * it under the terms of the GNU General Public License as published by *
+ * the Free Software Foundation; either version 2 of the License, or *
+ * (at your option) any later version. *
+ * *
+ * This program is distributed in the hope that it will be useful, *
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of *
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
+ * GNU General Public License for more details. *
+ * *
+ * You should have received a copy of the GNU General Public License *
+ * along with this program; if not, write to the *
+ * Free Software Foundation, Inc., *
+ * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
+ ***************************************************************************/
+
+#ifndef S3C24xx_NAND_H
+#define S3C24xx_NAND_H
+
+/*
+ * S3C24XX Series OpenOCD NAND Flash controller support.
+ *
+ * Many thanks to Simtec Electronics for sponsoring this work.
+ */
+
+#include "nand.h"
+#include "s3c24xx_regs.h"
+
+struct s3c24xx_nand_controller
+{
+ struct target *target;
+
+ /* register addresses */
+ uint32_t cmd;
+ uint32_t addr;
+ uint32_t data;
+ uint32_t nfstat;
+};
+
+/* Default to using the un-translated NAND register based address */
+#undef S3C2410_NFREG
+#define S3C2410_NFREG(x) ((x) + 0x4e000000)
+
+#define S3C24XX_DEVICE_COMMAND() \
+ COMMAND_HELPER(s3c24xx_nand_device_command, \
+ struct nand_device *nand, \
+ struct s3c24xx_nand_controller **info)
+
+S3C24XX_DEVICE_COMMAND();
+
+#define CALL_S3C24XX_DEVICE_COMMAND(d, i) \
+ do { \
+ int retval = CALL_COMMAND_HANDLER(s3c24xx_nand_device_command, d, i); \
+ if (ERROR_OK != retval) \
+ return retval; \
+ } while (0)
+
+int s3c24xx_reset(struct nand_device *nand);
+
+int s3c24xx_command(struct nand_device *nand, uint8_t command);
+int s3c24xx_address(struct nand_device *nand, uint8_t address);
+
+int s3c24xx_write_data(struct nand_device *nand, uint16_t data);
+int s3c24xx_read_data(struct nand_device *nand, void *data);
+
+int s3c24xx_controller_ready(struct nand_device *nand, int tout);
+
+#define s3c24xx_write_page NULL
+#define s3c24xx_read_page NULL
+
+/* code shared between different controllers */
+
+int s3c2440_nand_ready(struct nand_device *nand, int timeout);
+
+int s3c2440_read_block_data(struct nand_device *nand,
+ uint8_t *data, int data_size);
+int s3c2440_write_block_data(struct nand_device *nand,
+ uint8_t *data, int data_size);
+
+#endif // S3C24xx_NAND_H