diff options
author | oharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2009-04-30 09:50:14 +0000 |
---|---|---|
committer | oharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2009-04-30 09:50:14 +0000 |
commit | c4d172da7676fa15499a795583fe95b68361088b (patch) | |
tree | d4fff9d5c354f22103e5c8715837a0d5d4f6de00 | |
parent | 8c1ec4f0e1a7dd37a2549d83b6cd5c8c57eb34aa (diff) | |
download | openocd_libswd-c4d172da7676fa15499a795583fe95b68361088b.tar.gz openocd_libswd-c4d172da7676fa15499a795583fe95b68361088b.tar.bz2 openocd_libswd-c4d172da7676fa15499a795583fe95b68361088b.tar.xz openocd_libswd-c4d172da7676fa15499a795583fe95b68361088b.zip |
lpc2478 target config
git-svn-id: svn://svn.berlios.de/openocd/trunk@1580 b42882b7-edfa-0310-969c-e2dbd0fdcd60
-rw-r--r-- | src/target/target/lpc2478.cfg | 35 |
1 files changed, 35 insertions, 0 deletions
diff --git a/src/target/target/lpc2478.cfg b/src/target/target/lpc2478.cfg new file mode 100644 index 00000000..84675705 --- /dev/null +++ b/src/target/target/lpc2478.cfg @@ -0,0 +1,35 @@ +# Testing feeedback wanted! +set _CHIPNAME lpc2478 +set _ENDIAN little +set _CPUTAPID 0x4f1f0f0f + +# Use RCLK. If RCLK is not available fall back to 500kHz. +# +# Depending on cabling you might be able to eek this up to 2000kHz. +jtag_rclk 500 + +jtag_nsrst_delay 200 +jtag_ntrst_delay 200 + +#use combined on interfaces or targets that can't set TRST/SRST separately +reset_config trst_and_srst srst_pulls_trst + + +jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID + +set _TARGETNAME [format "%s.cpu" $_CHIPNAME] +target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4 +$_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x40000000 -work-area-size 0x4000 -work-area-backup 0 + + +$_TARGETNAME configure -event reset-init { + # Force target into ARM state + soft_reset_halt + # FIX!!!! should we remap the range below??? Is this applicable to + # Copied from LPC2148. + #do not remap 0x0000-0x0020 to anything but the flash + mwb 0xE01FC040 0x01 +} + + +flash bank lpc2000 0x0 0x7D000 0 0 0 lpc2000_v2 12000 calc_checksum |