summaryrefslogtreecommitdiff
path: root/src/target/arm920t.c
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-11-05 01:04:08 -0800
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-11-05 01:04:08 -0800
commit16b4b8cf5453660c849546ebf8a0c3a5a082329e (patch)
tree7317de7e0404fcd3a844e9d83d84133b0ac16ce4 /src/target/arm920t.c
parent8fb2baaa6b428bd50165f045749786c34857ab02 (diff)
downloadopenocd_libswd-16b4b8cf5453660c849546ebf8a0c3a5a082329e.tar.gz
openocd_libswd-16b4b8cf5453660c849546ebf8a0c3a5a082329e.tar.bz2
openocd_libswd-16b4b8cf5453660c849546ebf8a0c3a5a082329e.tar.xz
openocd_libswd-16b4b8cf5453660c849546ebf8a0c3a5a082329e.zip
Cortex-M3: expose most DWT registers
Expose most DWT registers via Tcl; there are a few more, but those are mostly for profiling along with the ITM. Having this set available enables operations which aren't possible with just the standard watchpoint operations. The cycle counter may be interesting. Turn it on after reset by setting the LSB of the dwt_ctrl register, and it counts CPU clocks. You can program the comparator 0 watchpoint to trigger on a given cycle count, rather than a data address. Likewise, comparator 1 may be able to match data values given address matches from one or two other comparators. (Not all hardware supports this capability though; try it. That is something the standard watchpoint methods should eventually handle, for the single address case.) Minor cleanup: remove needless functional indirection for exposing the v7m architctural registers. Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'src/target/arm920t.c')
0 files changed, 0 insertions, 0 deletions