summaryrefslogtreecommitdiff
path: root/src/target/armv4_5_cache.c
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-12-19 13:09:19 -0800
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-12-19 13:09:19 -0800
commitabe8b43755fdbc4fe92b966c48b367159deff226 (patch)
tree45ab3a2c03476db594f54c966d043fcb07b5fc28 /src/target/armv4_5_cache.c
parent64934d9204dc854d40893634a66e29ece09ad578 (diff)
downloadopenocd_libswd-abe8b43755fdbc4fe92b966c48b367159deff226.tar.gz
openocd_libswd-abe8b43755fdbc4fe92b966c48b367159deff226.tar.bz2
openocd_libswd-abe8b43755fdbc4fe92b966c48b367159deff226.tar.xz
openocd_libswd-abe8b43755fdbc4fe92b966c48b367159deff226.zip
ETM: add "etm trigger_debug" command
In conjunction with manual register setup, this lets the ETM trigger cause entry to debug state. It should make it easier to test and bugfix the ETM code, by enabling non-trace usage and isolating bugs specific to thef ETM support. (One current issue being that trace data collection using the ETB doesn't yet behave.) For example, many ARM9 cores with an ETM should be able to implement four more (simple) breakpoints and two more (simple) watchpoints than the EmbeddedICE supports. Or, they should be able to support complex breakpoints, incorporating ETM sequencer, counters, and/or subroutine entry/exit criteria int criteria used to trigger debug entry. Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'src/target/armv4_5_cache.c')
0 files changed, 0 insertions, 0 deletions