summaryrefslogtreecommitdiff
path: root/src/target/armv7m.c
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-12-02 11:31:32 -0800
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-12-02 11:31:32 -0800
commit03c103d56a3937069a4a6abd02cffabe2f3a6641 (patch)
treec81b558b12c0d0b46417618dfa6d2bc8ba44a0b0 /src/target/armv7m.c
parentd84fead487b120774e18c03664a0a361616429fc (diff)
downloadopenocd_libswd-03c103d56a3937069a4a6abd02cffabe2f3a6641.tar.gz
openocd_libswd-03c103d56a3937069a4a6abd02cffabe2f3a6641.tar.bz2
openocd_libswd-03c103d56a3937069a4a6abd02cffabe2f3a6641.tar.xz
openocd_libswd-03c103d56a3937069a4a6abd02cffabe2f3a6641.zip
ARM: label SP and LR correctly
Except for USR/SYS mode, the labels for the shadowed SP and LR registers were reversed. LR is r14; SP is r13. Fix. This would not affect GDB users; GDB references are positional. Only folk working directly with OpenOCD register values would have noticed this bug. Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'src/target/armv7m.c')
0 files changed, 0 insertions, 0 deletions