diff options
| author | David Brownell <dbrownell@users.sourceforge.net> | 2009-12-02 22:57:08 -0800 |
|---|---|---|
| committer | David Brownell <dbrownell@users.sourceforge.net> | 2009-12-02 23:08:43 -0800 |
| commit | d5e4e23f9a5b1074cd298d5386e638a9fa78b1ad (patch) | |
| tree | b25c89f21ccd73cbbcd5aba180deb5f81219631c /src/target/target_request.h | |
| parent | f0c3e7011f9a829b518770247d143b1ac612f0f1 (diff) | |
| download | openocd_libswd-d5e4e23f9a5b1074cd298d5386e638a9fa78b1ad.tar.gz openocd_libswd-d5e4e23f9a5b1074cd298d5386e638a9fa78b1ad.tar.bz2 openocd_libswd-d5e4e23f9a5b1074cd298d5386e638a9fa78b1ad.tar.xz openocd_libswd-d5e4e23f9a5b1074cd298d5386e638a9fa78b1ad.zip | |
ARM11: don't expose DSCR
Remove the remaining extra copy of DSCR, and the register cache
of which it was a part. That cache wasn't a very safe, or even
necessary, idea; it was essentialy letting debugger-private state
be manipulated by Tcl code that couldn't know how to do it right.
This makes the "reg" output of an ARM11 resemble what most other
ARM cores produce ... forward motion in the "make ARM11 work like
the rest of the ARM cores" Jihad!
Diffstat (limited to 'src/target/target_request.h')
0 files changed, 0 insertions, 0 deletions