diff options
| author | Spencer Oliver <ntfreak@users.sourceforge.net> | 2010-07-19 20:29:16 +0100 |
|---|---|---|
| committer | Spencer Oliver <ntfreak@users.sourceforge.net> | 2010-07-20 09:02:35 +0100 |
| commit | ee17d5c48eaca42438663405ff6d090a391fc9e6 (patch) | |
| tree | ea3ed8d4c6fd40c09914907bd9e3c504fe148b8d /src/target | |
| parent | 7176ed9afe0972ca768d6aabc8e58418d6f91286 (diff) | |
| download | openocd_libswd-ee17d5c48eaca42438663405ff6d090a391fc9e6.tar.gz openocd_libswd-ee17d5c48eaca42438663405ff6d090a391fc9e6.tar.bz2 openocd_libswd-ee17d5c48eaca42438663405ff6d090a391fc9e6.tar.xz openocd_libswd-ee17d5c48eaca42438663405ff6d090a391fc9e6.zip | |
mips32: exit_point optional for mips32_run_algorithm
As the mips32 uses instruction breakpoints for algorithms we do not really
need to check the pc on exit.
This now matches the behaviour of the arm codebase.
Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
Diffstat (limited to 'src/target')
| -rw-r--r-- | src/target/mips32.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/target/mips32.c b/src/target/mips32.c index 2547b011..24cd7d95 100644 --- a/src/target/mips32.c +++ b/src/target/mips32.c @@ -348,7 +348,7 @@ static int mips32_run_and_wait(struct target *target, uint32_t entry_point, } pc = buf_get_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32); - if (pc != exit_point) + if (exit_point && (pc != exit_point)) { LOG_DEBUG("failed algoritm halted at 0x%" PRIx32 " ", pc); return ERROR_TARGET_TIMEOUT; |