diff options
| author | Øyvind Harboe <oyvind.harboe@zylin.com> | 2009-10-21 20:19:47 +0200 |
|---|---|---|
| committer | Øyvind Harboe <oyvind.harboe@zylin.com> | 2009-10-21 22:25:33 +0200 |
| commit | fcf1301e5269fdf734946ccf03177511f2eda851 (patch) | |
| tree | 10dd493cacbc966e6bbe210163c00fa09fa229e2 /tcl/board/mini2440.cfg | |
| parent | e996452089fd5ffba34094958e87d51c1fcf8619 (diff) | |
| download | openocd_libswd-fcf1301e5269fdf734946ccf03177511f2eda851.tar.gz openocd_libswd-fcf1301e5269fdf734946ccf03177511f2eda851.tar.bz2 openocd_libswd-fcf1301e5269fdf734946ccf03177511f2eda851.tar.xz openocd_libswd-fcf1301e5269fdf734946ccf03177511f2eda851.zip | |
mww_phys retired. Replaced by generic mww phys in target.c
Diffstat (limited to 'tcl/board/mini2440.cfg')
| -rw-r--r-- | tcl/board/mini2440.cfg | 60 |
1 files changed, 30 insertions, 30 deletions
diff --git a/tcl/board/mini2440.cfg b/tcl/board/mini2440.cfg index 277f61ff..29819501 100644 --- a/tcl/board/mini2440.cfg +++ b/tcl/board/mini2440.cfg @@ -177,10 +177,10 @@ proc init_2440 { } { # usb clock are off 12mHz xtal #----------------------------------------------- - arm920t mww_phys 0x4C000014 0x00000005 # Clock Divider control Reg - arm920t mww_phys 0x4C000000 0xFFFFFFFF # LOCKTIME count register - arm920t mww_phys 0x4C000008 0x00038022 # UPPLCON USB clock config Reg - arm920t mww_phys 0x4C000004 0x0007F021 # MPPLCON Proc clock config Reg + arm920t mww phys 0x4C000014 0x00000005 # Clock Divider control Reg + arm920t mww phys 0x4C000000 0xFFFFFFFF # LOCKTIME count register + arm920t mww phys 0x4C000008 0x00038022 # UPPLCON USB clock config Reg + arm920t mww phys 0x4C000004 0x0007F021 # MPPLCON Proc clock config Reg #----------------------------------------------- # Configure Memory controller @@ -188,45 +188,45 @@ proc init_2440 { } { # DRAM - 64MB - 32 bit bus, uses BANKCON6 BANKCON7 #----------------------------------------------- - arm920t mww_phys 0x48000000 0x22111112 # BWSCON - Bank and Bus Width - arm920t mww_phys 0x48000010 0x00001112 # BANKCON4 - ? - arm920t mww_phys 0x4800001c 0x00018009 # BANKCON6 - DRAM - arm920t mww_phys 0x48000020 0x00018009 # BANKCON7 - DRAM - arm920t mww_phys 0x48000024 0x008E04EB # REFRESH - DRAM - arm920t mww_phys 0x48000028 0x000000B2 # BANKSIZE - DRAM - arm920t mww_phys 0x4800002C 0x00000030 # MRSRB6 - DRAM - arm920t mww_phys 0x48000030 0x00000030 # MRSRB7 - DRAM + arm920t mww phys 0x48000000 0x22111112 # BWSCON - Bank and Bus Width + arm920t mww phys 0x48000010 0x00001112 # BANKCON4 - ? + arm920t mww phys 0x4800001c 0x00018009 # BANKCON6 - DRAM + arm920t mww phys 0x48000020 0x00018009 # BANKCON7 - DRAM + arm920t mww phys 0x48000024 0x008E04EB # REFRESH - DRAM + arm920t mww phys 0x48000028 0x000000B2 # BANKSIZE - DRAM + arm920t mww phys 0x4800002C 0x00000030 # MRSRB6 - DRAM + arm920t mww phys 0x48000030 0x00000030 # MRSRB7 - DRAM #----------------------------------------------- # Now port configuration for enables for memory # and other stuff. #----------------------------------------------- - arm920t mww_phys 0x56000000 0x007FFFFF # GPACON + arm920t mww phys 0x56000000 0x007FFFFF # GPACON - arm920t mww_phys 0x56000010 0x00295559 # GPBCON - arm920t mww_phys 0x56000018 0x000003FF # GPBUP (PULLUP ENABLE) - arm920t mww_phys 0x56000014 0x000007C2 # GPBDAT + arm920t mww phys 0x56000010 0x00295559 # GPBCON + arm920t mww phys 0x56000018 0x000003FF # GPBUP (PULLUP ENABLE) + arm920t mww phys 0x56000014 0x000007C2 # GPBDAT - arm920t mww_phys 0x56000020 0xAAAAA6AA # GPCCON - arm920t mww_phys 0x56000028 0x0000FFFF # GPCUP - arm920t mww_phys 0x56000024 0x00000020 # GPCDAT + arm920t mww phys 0x56000020 0xAAAAA6AA # GPCCON + arm920t mww phys 0x56000028 0x0000FFFF # GPCUP + arm920t mww phys 0x56000024 0x00000020 # GPCDAT - arm920t mww_phys 0x56000030 0xAAAAAAAA # GPDCON - arm920t mww_phys 0x56000038 0x0000FFFF # GPDUP + arm920t mww phys 0x56000030 0xAAAAAAAA # GPDCON + arm920t mww phys 0x56000038 0x0000FFFF # GPDUP - arm920t mww_phys 0x56000040 0xAAAAAAAA # GPECON - arm920t mww_phys 0x56000048 0x0000FFFF # GPEUP + arm920t mww phys 0x56000040 0xAAAAAAAA # GPECON + arm920t mww phys 0x56000048 0x0000FFFF # GPEUP - arm920t mww_phys 0x56000050 0x00001555 # GPFCON - arm920t mww_phys 0x56000058 0x0000007F # GPFUP - arm920t mww_phys 0x56000054 0x00000000 # GPFDAT + arm920t mww phys 0x56000050 0x00001555 # GPFCON + arm920t mww phys 0x56000058 0x0000007F # GPFUP + arm920t mww phys 0x56000054 0x00000000 # GPFDAT - arm920t mww_phys 0x56000060 0x00150114 # GPGCON - arm920t mww_phys 0x56000068 0x0000007F # GPGUP + arm920t mww phys 0x56000060 0x00150114 # GPGCON + arm920t mww phys 0x56000068 0x0000007F # GPGUP - arm920t mww_phys 0x56000070 0x0015AAAA # GPHCON - arm920t mww_phys 0x56000078 0x000003FF # GPGUP + arm920t mww phys 0x56000070 0x0015AAAA # GPHCON + arm920t mww phys 0x56000078 0x000003FF # GPGUP } |