summaryrefslogtreecommitdiff
path: root/tcl/chip/st/stm32/stm32.tcl
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-11-22 03:38:34 -0800
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-11-22 03:38:34 -0800
commitff810723e051ed1f86cffcb565ade6b4d1fc50c8 (patch)
treebb114d521b84926cd3ce1b4975275c192a8f074a /tcl/chip/st/stm32/stm32.tcl
parent5706fd7860ea01c591ecf74880a5a5e04e6df22e (diff)
downloadopenocd_libswd-ff810723e051ed1f86cffcb565ade6b4d1fc50c8.tar.gz
openocd_libswd-ff810723e051ed1f86cffcb565ade6b4d1fc50c8.tar.bz2
openocd_libswd-ff810723e051ed1f86cffcb565ade6b4d1fc50c8.tar.xz
openocd_libswd-ff810723e051ed1f86cffcb565ade6b4d1fc50c8.zip
ARM: define two register utilities
Define arm_reg_current() ... returning handle to a given register, and encapsulating the current mode's register shadowing. It's got one current use, for reporting the current register set to GDB. This will let later patches clean up much ARMV4_5_CORE_REG_MODE() nastiness, saving a bit of code. Define and use arm_set_cpsr() ... initially it updates the cached CPSR and sets up state used by arm_reg_current(), plus any SPSR handle. (Later: can also set up for T and J bits.) Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'tcl/chip/st/stm32/stm32.tcl')
0 files changed, 0 insertions, 0 deletions