diff options
author | David Brownell <dbrownell@users.sourceforge.net> | 2009-10-08 23:51:50 -0700 |
---|---|---|
committer | David Brownell <dbrownell@users.sourceforge.net> | 2009-10-08 23:51:50 -0700 |
commit | 60e24aa597cde2703e933759aebff5d3c2dde314 (patch) | |
tree | a60659ea49c002c7da8bb513f27bd2ad2413a5cc /tcl/target/at91sam3u4c.cfg | |
parent | 6160a946ec2b89408b1eeb47a9b3f5916be43285 (diff) | |
download | openocd_libswd-60e24aa597cde2703e933759aebff5d3c2dde314.tar.gz openocd_libswd-60e24aa597cde2703e933759aebff5d3c2dde314.tar.bz2 openocd_libswd-60e24aa597cde2703e933759aebff5d3c2dde314.tar.xz openocd_libswd-60e24aa597cde2703e933759aebff5d3c2dde314.zip |
make PXA255 targets enumerate sort-of-OK
Startup now mostly works, except that the initial target state
is "unknown" ... previously, it refused to even start.
Getting that far required fixing the ircapture value (which
can never have been correct!) and the default JTAG clock rate,
then providing custom reset script.
The "reset" command is still iffy. DCSR updates, and loading
the debug handler, report numerous DR/IR capture failures.
But once that's done, "poll" reports that the CPU is halted
(which it shouldn't be, this was "reset run"!), due to the
rather curious reason "target-not-halted".
Summary: you still can't debug these parts, but it's closer.
Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'tcl/target/at91sam3u4c.cfg')
0 files changed, 0 insertions, 0 deletions