summaryrefslogtreecommitdiff
path: root/tcl/target/test_syntax_error.cfg
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-11-24 01:27:29 -0800
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-11-24 01:27:29 -0800
commit3efc99b34a934cb4d657ec27a164769c46c10f28 (patch)
treec08b985f274dc428f4c769f20e471b8ca81879c7 /tcl/target/test_syntax_error.cfg
parentec64acf536942168b4e038c6720c83687d3a0d08 (diff)
downloadopenocd_libswd-3efc99b34a934cb4d657ec27a164769c46c10f28.tar.gz
openocd_libswd-3efc99b34a934cb4d657ec27a164769c46c10f28.tar.bz2
openocd_libswd-3efc99b34a934cb4d657ec27a164769c46c10f28.tar.xz
openocd_libswd-3efc99b34a934cb4d657ec27a164769c46c10f28.zip
ARM11: remove old R0..R15/CPSR code
This finishes the basic switchover to the new register code, for everything except the debug registers. (And maybe we shouldn't have a cache for *those* which works this way...) The context save/restore code now uses the new code, but it's in a slightly different sequence. That should be fine since the R0/PC/CPSR stuff is all that really matters (and if we can update those, we can update the rest). Now there's no longer a way any code can be confused about which copy of "r1" (etc) to use. Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'tcl/target/test_syntax_error.cfg')
0 files changed, 0 insertions, 0 deletions