summaryrefslogtreecommitdiff
path: root/tcl/target
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-10-14 02:00:34 -0700
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-10-14 02:00:34 -0700
commit7afc181e428df53b4d3e2b096a3235801df102aa (patch)
tree10098711a9890b2a5978da6f813a99bcfbb53fa6 /tcl/target
parent9b9bc78ef1827e59ae7c6c0bdfed0bc2f3b878f5 (diff)
downloadopenocd_libswd-7afc181e428df53b4d3e2b096a3235801df102aa.tar.gz
openocd_libswd-7afc181e428df53b4d3e2b096a3235801df102aa.tar.bz2
openocd_libswd-7afc181e428df53b4d3e2b096a3235801df102aa.tar.xz
openocd_libswd-7afc181e428df53b4d3e2b096a3235801df102aa.zip
omap2420.cfg updates
Remove ircapture/mask attributes. Add "srst_nogate". Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'tcl/target')
-rw-r--r--tcl/target/omap2420.cfg11
1 files changed, 6 insertions, 5 deletions
diff --git a/tcl/target/omap2420.cfg b/tcl/target/omap2420.cfg
index 866b4a34..a579866e 100644
--- a/tcl/target/omap2420.cfg
+++ b/tcl/target/omap2420.cfg
@@ -8,12 +8,13 @@ if { [info exists CHIPNAME] } {
}
# NOTE: likes slowish clock on reset (1.5 MBit/s or less) or use RCLK
+reset_config srst_nogate
# Subsidiary TAP: ARM7TDMIr4 plus imaging ... must add via ICEpick (addr 6).
-jtag newtap $_CHIPNAME iva -irlen 4 -ircapture 0x1 -irmask 0x3f -disable
+jtag newtap $_CHIPNAME iva -irlen 4 -disable
# Subsidiary TAP: C55x DSP ... must add via ICEpick (addr 2).
-jtag newtap $_CHIPNAME dsp -irlen 38 -ircapture 0x1 -irmask 0x3f -disable
+jtag newtap $_CHIPNAME dsp -irlen 38 -disable
# Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer
if { [info exists ETB_TAPID ] } {
@@ -21,7 +22,7 @@ if { [info exists ETB_TAPID ] } {
} else {
set _ETB_TAPID 0x2b900f0f
}
-jtag newtap $_CHIPNAME etb -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_ETB_TAPID
+jtag newtap $_CHIPNAME etb -irlen 4 -expected-id $_ETB_TAPID
# Subsidiary TAP: ARM1136jf-s with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
if { [info exists CPU_TAPID ] } {
@@ -29,7 +30,7 @@ if { [info exists CPU_TAPID ] } {
} else {
set _CPU_TAPID 0x07b3602f
}
-jtag newtap $_CHIPNAME arm -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_CPU_TAPID
+jtag newtap $_CHIPNAME arm -irlen 5 -expected-id $_CPU_TAPID
# Primary TAP: ICEpick-B (JTAG route controller) and boundary scan
if { [info exists JRC_TAPID ] } {
@@ -37,7 +38,7 @@ if { [info exists JRC_TAPID ] } {
} else {
set _JRC_TAPID 0x01ce4801
}
-jtag newtap $_CHIPNAME jrc -irlen 2 -ircapture 0x1 -irmask 0x3 -expected-id $_JRC_TAPID
+jtag newtap $_CHIPNAME jrc -irlen 2 -expected-id $_JRC_TAPID
# GDB target: the ARM.
set _TARGETNAME $_CHIPNAME.arm