diff options
| author | Rodrigo L. Rosa <rodrigorosa.lg@gmail.com> | 2011-05-17 19:40:29 -0700 |
|---|---|---|
| committer | Øyvind Harboe <oyvind.harboe@zylin.com> | 2011-05-18 18:47:50 +0200 |
| commit | 9d4aec6bda90ad39a140747ea270c6a09dd26440 (patch) | |
| tree | ae728a385974c83614bed313146abed6e99ec512 /tcl/target | |
| parent | 6349a47ebc860681e4dbf3bffa31273c911dc7dd (diff) | |
| download | openocd_libswd-9d4aec6bda90ad39a140747ea270c6a09dd26440.tar.gz openocd_libswd-9d4aec6bda90ad39a140747ea270c6a09dd26440.tar.bz2 openocd_libswd-9d4aec6bda90ad39a140747ea270c6a09dd26440.tar.xz openocd_libswd-9d4aec6bda90ad39a140747ea270c6a09dd26440.zip | |
partial support for 568013 and 568037, target integration.
Diffstat (limited to 'tcl/target')
| -rw-r--r-- | tcl/target/dsp568013.cfg | 73 | ||||
| -rw-r--r-- | tcl/target/dsp568037.cfg | 73 |
2 files changed, 146 insertions, 0 deletions
diff --git a/tcl/target/dsp568013.cfg b/tcl/target/dsp568013.cfg new file mode 100644 index 00000000..19403098 --- /dev/null +++ b/tcl/target/dsp568013.cfg @@ -0,0 +1,73 @@ +# Script for freescale DSP568013 + +if { [info exists CHIPNAME] } { + set _CHIPNAME $CHIPNAME +} else { + set _CHIPNAME dsp568013 +} + +if { [info exists ENDIAN] } { + set _ENDIAN $ENDIAN +} else { + # this defaults to a big endian + set _ENDIAN little +} + +if { [info exists CPUTAPID ] } { + set _CPUTAPID $CPUTAPID +} else { + # force an error till we get a good number + set _CPUTAPID 0x01f2401d +} + +#jtag speed +adapter_khz 800 + +reset_config srst_only + +#MASTER tap +jtag newtap $_CHIPNAME chp -irlen 8 -ircapture 1 -irmask 0x03 -expected-id $_CPUTAPID + +#CORE tap +jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 1 -irmask 0x03 -disable -expected-id 0x02211004 + +#target configuration - There is only 1 tap at a time, hence only 1 target is defined. +set _TARGETNAME $_CHIPNAME.cpu +target create $_TARGETNAME dsp5680xx -endian $_ENDIAN -chain-position $_TARGETNAME + +# Setup the interesting tap +jtag configure $_CHIPNAME.chp -event setup "jtag tapenable $_TARGETNAME" + +#select CORE tap by modifying the TLM register. +#to be used when MASTER tap is selected. +jtag configure $_TARGETNAME -event tap-enable " + irscan $_CHIPNAME.chp 0x05; + drscan $_CHIPNAME.chp 4 0x02; + jtag tapdisable $_CHIPNAME.chp; +" + +#select MASTER tap by modifying the TLM register. +#to be used when CORE tap is selected. +jtag configure $_CHIPNAME.chp -event tap-enable " + irscan $_TARGETNAME 0x08; + drscan $_TARGETNAME 4 0x1; + jtag tapdisable $_TARGETNAME; +" + +#disables the master tap +jtag configure $_TARGETNAME -event tap-disable " +" +#TODO FIND SMARTER WAY. + +jtag configure $_CHIPNAME.chp -event tap-disable " +" +#TODO FIND SMARTER WAY. + + +#working area at base of ram +$_TARGETNAME configure -work-area-virt 0 + +#setup flash +#set _FLASHNAME $_CHIPNAME.flash +#flash bank $_FLASHNAME dsp5680xx_flash 0 0 2 1 $_TARGETNAME + diff --git a/tcl/target/dsp568037.cfg b/tcl/target/dsp568037.cfg new file mode 100644 index 00000000..64cab81f --- /dev/null +++ b/tcl/target/dsp568037.cfg @@ -0,0 +1,73 @@ +# Script for freescale DSP568037 + +if { [info exists CHIPNAME] } { + set _CHIPNAME $CHIPNAME +} else { + set _CHIPNAME dsp568037 +} + +if { [info exists ENDIAN] } { + set _ENDIAN $ENDIAN +} else { + # this defaults to a big endian + set _ENDIAN little +} + +if { [info exists CPUTAPID ] } { + set _CPUTAPID $CPUTAPID +} else { + # force an error till we get a good number + set _CPUTAPID 0x01f2801d +} + +#jtag speed +adapter_khz 800 + +reset_config srst_only + +#MASTER tap +jtag newtap $_CHIPNAME chp -irlen 8 -ircapture 1 -irmask 0x03 -expected-id $_CPUTAPID + +#CORE tap +jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 1 -irmask 0x03 -disable -expected-id 0x02211004 + +#target configuration - There is only 1 tap at a time, hence only 1 target is defined. +set _TARGETNAME $_CHIPNAME.cpu +target create $_TARGETNAME dsp5680xx -endian $_ENDIAN -chain-position $_TARGETNAME + +# Setup the interesting tap +jtag configure $_CHIPNAME.chp -event setup "jtag tapenable $_TARGETNAME" + +#select CORE tap by modifying the TLM register. +#to be used when MASTER tap is selected. +jtag configure $_TARGETNAME -event tap-enable " + irscan $_CHIPNAME.chp 0x05; + drscan $_CHIPNAME.chp 4 0x02; + jtag tapdisable $_CHIPNAME.chp; +" + +#select MASTER tap by modifying the TLM register. +#to be used when CORE tap is selected. +jtag configure $_CHIPNAME.chp -event tap-enable " + irscan $_TARGETNAME 0x08; + drscan $_TARGETNAME 4 0x1; + jtag tapdisable $_TARGETNAME; +" + +#disables the master tap +jtag configure $_TARGETNAME -event tap-disable " +" +#TODO FIND SMARTER WAY. + +jtag configure $_CHIPNAME.chp -event tap-disable " +" +#TODO FIND SMARTER WAY. + + +#working area at base of ram +$_TARGETNAME configure -work-area-virt 0 + +#setup flash +#set _FLASHNAME $_CHIPNAME.flash +#flash bank $_FLASHNAME dsp5680xx_flash 0 0 2 1 $_TARGETNAME + |