summaryrefslogtreecommitdiff
path: root/src/flash/s3c24xx_nand.h
diff options
context:
space:
mode:
authordrath <drath@b42882b7-edfa-0310-969c-e2dbd0fdcd60>2008-02-19 19:52:09 +0000
committerdrath <drath@b42882b7-edfa-0310-969c-e2dbd0fdcd60>2008-02-19 19:52:09 +0000
commitee340df8417772b8c29a54ddf7b36556ec20d609 (patch)
treeabd649dfc9a456182e428f62a34f392f02b0fdd9 /src/flash/s3c24xx_nand.h
parent5c0e8efa051f4e266add8b3685020970fe394a4c (diff)
downloadopenocd+libswd-ee340df8417772b8c29a54ddf7b36556ec20d609.tar.gz
openocd+libswd-ee340df8417772b8c29a54ddf7b36556ec20d609.tar.bz2
openocd+libswd-ee340df8417772b8c29a54ddf7b36556ec20d609.tar.xz
openocd+libswd-ee340df8417772b8c29a54ddf7b36556ec20d609.zip
- add support for the majority of the Samsung ARM SoC family, S3C2410, S3C2412, S3C2413, S3C2440 and S3C2443 (thanks to Ben Dooks for this patch)
git-svn-id: svn://svn.berlios.de/openocd/trunk@311 b42882b7-edfa-0310-969c-e2dbd0fdcd60
Diffstat (limited to 'src/flash/s3c24xx_nand.h')
-rw-r--r--src/flash/s3c24xx_nand.h51
1 files changed, 51 insertions, 0 deletions
diff --git a/src/flash/s3c24xx_nand.h b/src/flash/s3c24xx_nand.h
new file mode 100644
index 00000000..f4193526
--- /dev/null
+++ b/src/flash/s3c24xx_nand.h
@@ -0,0 +1,51 @@
+/* src/flash/s3c24xx_nand.h
+ *
+ * S3C24XX Series OpenOCD NAND Flash controller support.
+ *
+ * Copyright 2007,2008 Ben Dooks <ben@fluff.org>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * Many thanks to Simtec Electronics for sponsoring this work.
+ */
+
+#include "target.h"
+#include "s3c24xx_regs_nand.h"
+
+typedef struct s3c24xx_nand_controller_s
+{
+ struct target_s *target;
+
+ /* register addresses */
+ u32 cmd;
+ u32 addr;
+ u32 data;
+ u32 nfstat;
+} s3c24xx_nand_controller_t;
+
+/* Default to using the un-translated NAND register based address */
+#undef S3C2410_NFREG
+#define S3C2410_NFREG(x) ((x) + 0x4e000000)
+
+extern s3c24xx_nand_controller_t *s3c24xx_nand_device_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct nand_device_s *device);
+
+extern int s3c24xx_register_commands(struct command_context_s *cmd_ctx);
+extern int s3c24xx_reset(struct nand_device_s *device);
+extern int s3c24xx_command(struct nand_device_s *device, u8 command);
+extern int s3c24xx_address(struct nand_device_s *device, u8 address);
+extern int s3c24xx_write_data(struct nand_device_s *device, u16 data);
+extern int s3c24xx_read_data(struct nand_device_s *device, void *data);
+extern int s3c24xx_controller_ready(struct nand_device_s *device, int tout);
+
+#define s3c24xx_write_page NULL
+#define s3c24xx_read_page NULL
+
+/* code shared between different controllers */
+
+extern int s3c2440_nand_ready(struct nand_device_s *device, int timeout);
+
+extern int s3c2440_read_block_data(struct nand_device_s *, u8 *data, int data_size);
+extern int s3c2440_write_block_data(struct nand_device_s *, u8 *data, int data_size);