summaryrefslogtreecommitdiff
path: root/src/target/armv4_5_mmu.c
diff options
context:
space:
mode:
authoroharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60>2009-08-26 19:25:44 +0000
committeroharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60>2009-08-26 19:25:44 +0000
commit327ba6cb0adae01c3152da7a3c7aa0784920b273 (patch)
tree116d0bf491317e1fb6c5394c7f522902f9b9801d /src/target/armv4_5_mmu.c
parente921fead9499a44b6304904d92823702dc1e3808 (diff)
downloadopenocd+libswd-327ba6cb0adae01c3152da7a3c7aa0784920b273.tar.gz
openocd+libswd-327ba6cb0adae01c3152da7a3c7aa0784920b273.tar.bz2
openocd+libswd-327ba6cb0adae01c3152da7a3c7aa0784920b273.tar.xz
openocd+libswd-327ba6cb0adae01c3152da7a3c7aa0784920b273.zip
Matt Hsu <matt@0xlab.org> and Holger Hans Peter Freyther <zecke@selfish.org> cortex-a8: Wait for the CPU to be halted/started
With DCCR we are asking the CPU to halt, we should wait until the CPU has halted before proceeding with the operation. git-svn-id: svn://svn.berlios.de/openocd/trunk@2638 b42882b7-edfa-0310-969c-e2dbd0fdcd60
Diffstat (limited to 'src/target/armv4_5_mmu.c')
0 files changed, 0 insertions, 0 deletions