diff options
| author | oharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2009-08-19 06:30:08 +0000 |
|---|---|---|
| committer | oharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2009-08-19 06:30:08 +0000 |
| commit | 57578b4ea3de4aa86c08ad1ab27ab3a704597534 (patch) | |
| tree | 9a88b2ecf863ff75c92ff5e5966f171bf12e5dbf /src/target/mips32_pracc.h | |
| parent | 69dd81dcf807afebdbf9644bf2baf023de373f25 (diff) | |
| download | openocd+libswd-57578b4ea3de4aa86c08ad1ab27ab3a704597534.tar.gz openocd+libswd-57578b4ea3de4aa86c08ad1ab27ab3a704597534.tar.bz2 openocd+libswd-57578b4ea3de4aa86c08ad1ab27ab3a704597534.tar.xz openocd+libswd-57578b4ea3de4aa86c08ad1ab27ab3a704597534.zip | |
David Brownell <david-b@pacbell.net> Clean up some Cortex-M3 reset handling.
- AIRCR_SYSRESETREQ is generic; use it on any system where
SRST won't fly, not just on Stellaris-based ones.
- Reformat and improve comments about the Stellaris quirk; and
xref the only public docs (an email) about the issue.
It seems that *most* Stellaris chips have this problem. Tempest
parts aren't yet in general sampling; and if rev B silicon for
earlier chips exists, it's not very visible yet.
git-svn-id: svn://svn.berlios.de/openocd/trunk@2595 b42882b7-edfa-0310-969c-e2dbd0fdcd60
Diffstat (limited to 'src/target/mips32_pracc.h')
0 files changed, 0 insertions, 0 deletions