summaryrefslogtreecommitdiff
path: root/src/target/target.c
diff options
context:
space:
mode:
authorDavid Brownell <dbrownell@users.sourceforge.net>2009-11-18 14:46:14 -0800
committerDavid Brownell <dbrownell@users.sourceforge.net>2009-11-18 14:46:14 -0800
commitf5093e160534c269b8bc3590f5809ed3baead56f (patch)
tree994cd3a356b5838f0f6a4aec07ef99de15f84ffe /src/target/target.c
parent8a6d4ced4c0d17626c3875d5f8819efa3ac0f155 (diff)
downloadopenocd+libswd-f5093e160534c269b8bc3590f5809ed3baead56f.tar.gz
openocd+libswd-f5093e160534c269b8bc3590f5809ed3baead56f.tar.bz2
openocd+libswd-f5093e160534c269b8bc3590f5809ed3baead56f.tar.xz
openocd+libswd-f5093e160534c269b8bc3590f5809ed3baead56f.zip
ARM: simplify ARMv7-A register handling
ARMv7-A doesn't need to duplicate all the standard ARM code for register handling. - Switch Cortex-A8 to use the standard register code - Remove duplicated infrastructure from ARMv7-A - Have ARMv7-A arch_state() show CPSR, like other ARMs Add comments to show where the Cortex-A8 isn't actually doing the right thing for register reads/writes, unless core happens to be in the right mode to start with. (Looks like maybe there may be generic confusion between saved/current PSR values in all the ARM code ...) Make related ARMv7-A and Cortex-A8 symbols properly static. Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Diffstat (limited to 'src/target/target.c')
0 files changed, 0 insertions, 0 deletions