summaryrefslogtreecommitdiff
path: root/src/target
Commit message (Expand)AuthorAgeFilesLines
* The "arm9tdmi.c" file is more of a generic ARM9 support file:dbrownell2009-09-171-3/+17
* Remove unused varables (moved to armv7a)mlu2009-09-161-5/+0
* Use a variable armv7a->debug_base instead of hardedcoded OMAP3530_DEBUG_BASEmlu2009-09-161-28/+31
* Define debug_base, debug_ap, memory_ap in armv7a_common_tmlu2009-09-151-0/+7
* Updated mode string list.mlu2009-09-151-2/+2
* Definy symbolic values for VA to PA address translation operationsmlu2009-09-151-0/+10
* Check return values to avoid infinite wait in loop on error.mlu2009-09-141-4/+8
* Cache invalidation when writing to memorymlu2009-09-141-0/+18
* More CortexA8 debug register definitions.mlu2009-09-131-0/+4
* Fix argument passing in cortex_a8_write_cp.mlu2009-09-131-2/+1
* David Brownell <david-b@pacbell.net> oharboe2009-09-123-26/+40
* Nicolas Pitre <nico@cam.org> put feroceon target definition at the end so to ...oharboe2009-09-111-86/+79
* Nicolas Pitre <nico@cam.org> Dragonite supportoharboe2009-09-114-20/+76
* spelling mistakeoharboe2009-09-111-2/+2
* do not use dynamically sized stack arrays, not compatible with embedded OS'soharboe2009-09-111-10/+24
* registering a target event twice caused infinite loop. Same bug as in jtag/co...oharboe2009-09-111-4/+9
* Nicolas Pitre <nico@cam.org> tighten error checking in bulk_writeoharboe2009-09-111-4/+15
* Alexei Babich <a.babich@rez.ru> fix problems with unecessary tailend byte acc...oharboe2009-09-101-0/+12
* David Brownell <david-b@pacbell.net> oharboe2009-09-094-4/+20
* Report correct core instruction state for ARMv/A targetsmlu2009-09-081-1/+1
* Load PC with bit 0 set to 1 when resuming to say in Thumb instruction state.mlu2009-09-081-2/+7
* David Brownell <david-b@pacbell.net> oharboe2009-09-081-0/+86
* David Brownell <david-b@pacbell.net> oharboe2009-09-081-35/+137
* Improved handling of instruction set state, helps for debugging Thumb state.mlu2009-09-071-7/+5
* Mahr, Stefan <Stefan.Mahr@sphairon.com> removes the endianness swapping in mi...oharboe2009-09-041-44/+0
* Matt Hsu <matt@0xlab.org> This patch simply enables the halting debug mode.oharboe2009-09-041-0/+7
* more debug output for breakpointsoharboe2009-09-041-2/+10
* Matt Hsu <matt@0xlab.org> Tidy up the bit-offset operation for DSCR registeroharboe2009-09-042-6/+15
* - fix a regression when using cortex_m3 emulated dcc channelntfreak2009-09-011-10/+19
* Warning fixduane2009-08-311-0/+3
* David Brownell <david-b@pacbell.net> start phasing out integers as target IDsoharboe2009-08-302-35/+22
* David Brownell <david-b@pacbell.net> fix warningsoharboe2009-08-281-4/+8
* added arm11 timeout error messagesoharboe2009-08-283-11/+94
* restore ICE watchpoint registers when the *last* software breakpoint is removedoharboe2009-08-282-3/+23
* David Brownell <david-b@pacbell.net> ARM disassembly support for about five d...oharboe2009-08-281-6/+345
* arm11 hardware step using simulation + breakpoint. Use "hardware_step enable"...oharboe2009-08-271-19/+28
* arm11 single stepping wip - at least we know the next PC nowoharboe2009-08-271-0/+4
* arm11 single stepping wipoharboe2009-08-271-0/+101
* refactor arm simulator to allow arm11 code to use it as well - no observable ...oharboe2009-08-272-49/+147
* Matt Hsu <matt@0xlab.org> and Holger Hans Peter Freyther <zecke@selfish.org> ...oharboe2009-08-261-5/+23
* Matt Hsu <matt@0xlab.org> and Holger Hans Peter Freyther <zecke@selfish.org> ...oharboe2009-08-261-1/+1
* Matt Hsu <matt@0xlab.org> and Holger Hans Peter Freyther <zecke@selfish.org> ...oharboe2009-08-261-1/+1
* Matt Hsu <matt@0xlab.org> cortex-a8: Copy some more registers from the docume...oharboe2009-08-261-0/+8
* Matt Hsu <matt@0xlab.org> cortex_a8_exec_opcode is writing the ARM instructio...oharboe2009-08-261-1/+9
* Matt Hsu <matt@0xlab.org> Wait for the DTRRX to be full before reading it. Re...oharboe2009-08-261-4/+9
* Matt Hsu <matt@0xlab.org> and Holger Hans Peter Freyther <zecke@selfish.org> ...oharboe2009-08-261-0/+8
* Remove bogus "BUG:". If the PC is pointing to an invalid instruction, then si...oharboe2009-08-261-2/+2
* David Brownell <david-b@pacbell.net> Tweak disassembly commands:oharboe2009-08-252-28/+55
* David Brownell <david-b@pacbell.net> Accomodate targets which don't support v...oharboe2009-08-251-0/+12
* - fix build warningsntfreak2009-08-253-19/+19
generated by cgit v1.2.3 (git 2.46.0) at 2024-11-16 22:12:34 +0000